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FOR A SPACECRAFT CENTRAL DATA SYSTEM
By E. Cohler
T. Baker
G. Cummings
R. South
SUMMARY
A computer has been designed for use as a central data system on deep
space probes. This computer has the unusual characteristic that it may be
repaired during flight through the command and telemetry link by repro-
gramming around the failed unit. This computer organization uses pools
of identical modules which the program organizes into one or more computers.
In the event of a failure, new programs are entered which reorganize the
central data system. The only effect of such reorganization is to reduce
the total processing capability aboard the spacecraft, and therefore some
low priority process may have to be eliminated.
This report contains a detailed description of this design including
logic diagrams of all modules and interconnection lists for these modules.
Further implementation of this design is now proceeding using large-scale
integrated circuits (LSI). A section containing recommendations for im-
proving the system organization when reimplementing this design is included
in this report.
EkEGEDING PAGE $LANK NOT AWED.
1.0 INTRODUCTION
MULTIPAC is a spa..-eraft central processor whose modular organization
permits reprogramming around failed modules. Machine reorganization may be
accomplished by program changes to utilize surviving modules optimally, thus
effecting a gradual degradation of processing capability as additional modules
fail in the course of a long mission. Since there is an inverse relationship
between the processing capacity of such reorganizations and their probabil-
ity of survival, the probability tha t- at least some minimal mode of operating
•	 the spacecraft can be sustained throughout very long missions is quite high.
The present report describes a conventional integrated circuit imple-
mentation of the syscem which indicates its feasibility a.:d provides a base
line for the evolution of the final LSI design.
The general block diagram of the present MULTIPAC system is shown in
Figure 1. (This diagram is a simplification showing the data flow paths
only.) The system consists basically of from 2 to 24 of each of seven dif-
ferent types of modules which are interconnected by data busses. The module
types are:
(1) Logic Unit
(2) Address Switch
(3) Register
(4) D/A Register
(5) Memory
(6) Telemetry and Command Interface Unit
(7) Timing Generator
The control-arithmetic-logical module is called a logic unit. Each
logic unit has two input and one o ,
 _put data busses and she data flow, which
is a 13-bit serial transfer, is controlled by them. Each of the logic units
can operate on the output from two other modules through its two input data
busses and return the result to one of the two through its output data bus.
The logic unit selects the connections on its own input and output busses.
The'
 second type of module, the address switch, is an extension of the
logic unit input and output bus structure and further expands their address
switching by providing a second level of selection. These are not shown
separately in Figure 1.
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Figure 1. Simplified Block Diagram of MULTIPAC
The third type of module is the register. This module acts as a general
purpose quick access storage register and also provides I/O interfaces to
the rest of the spacecraft and the experiments. Each register may have 13
inputs and 12 outputs attached to it, and if an input or output command is
given to this register, it may either take in 13 bits or put out 12 bits to
the experiments. There are 24 of these registers, allowing up to 312 inputs
and 288 outputs to the experiments and engineering subsystems.
In addition to the above 24 register modules, there are two more regis-
ter modules with D/A converters attached to their outputs. The analog out-
put is distributed through isolating amplifiers to the experiments to be
used in conjunction with A/D conversion.
The fifth type of module is a 2048-word, 13-bit memory. There are six
of these which are used for program store as well as data store. When used
for program store, their address registers increment each machine cycle,
thus serving as program counters.
The sixth type of module is for the telemetry and command interface.
It is basically two register modules interfaced to the telemetry transmitter
and command receiver with the additional capability of obtaining control over
logic units via the command link. There are two of these modules for redun-
dancy purposes.
The seventh type of module is a timing generator which supplies syn-
chronizing clock pulses to the rest of the MULTIPAC system. It is not shown
in Figure 1.
The three logic units, in conjunction with the six memories, provide for
three possible processors. These would divide the processing load, such as
one handling inputting and outputting of data to and from the experiments,
one handling data reduction routines, and one doing the formatting and out-
putting to the telemetry. Data can be exchanged between such processors by
simply exchanging their data memories, each processor updating certain tables.
Communication between the processors is necessary to assure that the timing
of such transferring is mutually agreeable. Under the graceful degradation
concept, these three independent processors would have to absorb one another's
tasks if equipment failures caused a reconfiguration to two processors or one.
The processing load and telemetry rate would have to be adjusted as necessary
to keep each such combined processor working within real time.
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2.0 THE MULTIPAC CONCEPT AND ITS EVOLUTION
The MULTIPAC system was originally proposed as a computer organization
which would make the versatility of a programable central processor avail-
able on long space flights without making the spacecraft dependent on the
poor reliability of a conventional computer in which any failure normally
makes the entire system useless. The solution then envisioned, shown in
Figure 2, was a very simple processor organized from modules selected from
pools of three basic module types (logic units, memories, and general-pur-
pose registers) which would be assigned to their functional roles by soft-
ware methods. Should a failure occur, the faulty module could be replaced
by assigning another to fulfill its function. Moreover, spares would not
have to be assigned as such but could be used insofar as possible to en-
large the initial capacities of the processor. Failures would simply cause
a gradual degradation of processing capability so long as sufficient modules
remained from which to construct the minimal processor.
As originally envisioned, a processor could be constructed from three
logic units, two memories and several registers, plus a multiplexer to pro-
vide I/O to the spacecraft experiments and modules to interface with the
command and telemetry links. The logic units perform all transfers in the
machine as dictated by their individual instruction registers (LIR's). The
memories automatically output to their data registers (MD) the contents of
the location specified by their address registers (MA) or write in that
location any data word transferred into their MD registers.
The data flow, which is programmed, is typically as shown in Figure 3.
LIRI, the instruction register of Logic Unit 1, is initially loaded with
an instruction causing the contents of a register (R pc), used as the pro-
gram counter, to be incremented and passed to the adddress register (MA1) of
the memory containing the program.
A second logic unit (LU2) is also initially programmed causing it to
continuously transfer the contents of the program memory data register into
the instruction register of a third logic unit (LU3) which actually executes
the program. It, in turn, operates on several registers which may be used
as accumulators, index registers, counters, and scratch storage, and upon a
second memory used for data storage. If the memory address is set in MA2
by the logic unit, one machine cycle later the contents of the location may
be read from the memory data register (MD2).
The following table illustrates the overlapping timing with which the
program counter is advanced, the instructions delivered into the instruction
6
8 LOGIC UNIT OUTPUT BUSSES	 8 LOGIC UNIT INPUT BUSSES
Figure 2. Original MULTIPAC Concept
(Rpr)*I=:,,RPC, MAI
Figure 3. Data Flow in Original MULTIPAC Concept
register and, as an example, how an add from memory into the accumulator
(RACC) is executed. Operation codes used are copy (COP), no operation (NOP),
and add ( ADD) .
Rpc MAl MD1 LIR3 MA2 MD2 RACC
0 0 --- --- --- --- A
1 1 (0) --- --- --- A
2 2 (1) (0)=COP  MD1, MA2 --- --- A
--- --- (2) (1)=NOP ADDR ADDR --- A
--- --- (2)=ADD MD2, RACC ADDR (ADDR) A
A+( ADDR)
The original machine was to have used a 16-bit word having a 4-bit
operation code and three 4-bit addresses. Addresses were 12 bits long and
the operation code field contained all zeroes, defined as a no operation
(NOP) instruction. Addresses were buried in the program stream in what
were essentially two-word instructions and prevented from acting as in-
structions when they reached LIR3 by their NOP coding.
Three factors have proved troublesome in the practical design of the
machine. First, there is a great deal of switching interconnecting all
the modules in order that they may all be interchangeable. Second, the
power limits set upon the design constrain the choice of circuitry to the
lowest-powered (and lowest speed) logic families. Third, the real-time
data processing requirement, initially assumed to consist of low-rate data
formatting, has grown quite large, enough to tax a modern general-purpose
computer, let alone the simple micro-ordered set of trivial modules
originally envisioned.
These three factors have influenced the evolution of the design. The
choice between a serial or parallel machine was resolved in favor of a
serial one, largely in order to minimize the amount of switching logic
between modules. Also involved in this decision was the question of speed
versus power. Investigation indicated that a parallel machine would have
been too large, considering the switching logic, and would exceed the power
budget even with very low powered logic. The serial system was smaller
and could stay within the power budget if constructed from very low powered
logic. However, it would be an order of magnitude slower, which would have
9
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an adverse effect upon the ability of the machine to handle the processing
load. This was alleviated to some extent by the use of a small percentage
of higher powered, and thus faster, logic in the critical data paths.
The power budget was also responsible for the decision to reduce the
machine word size to thirteen bits. Three-address instructions were
eliminated, which not only disposed of one 4-bit address field, but also
prohibited instructions designating two lccations in which the result
should be stored. This permitted the simplification of the switching logic
to include only one output data bus instead of two. One extra bit (the
thirteenth) had to be added to distinguish data from instructions. The
machine is now coded so that all instructions have the twelfth and thirteenth
bit dissimilar, whereas for two's complement data the thirteenth bit acts
as an extended sign bit, making it always the same as the sign, or twelfth
bit.
Considering the speed that could be attained with such a serial machine
(initially estimated at about 8-microsecond instruction times but later in-
creased to 16 microseconds), it became necessary to consider a multiprocess-
ing system having two or three independent processors in order to fulfill
the real-time requirements. This, in turn, increased the number of modules
required and the size of the switching matrix. At this point, it became
necessary to depart from the generality of the Figure 2 arrangement, which
had standard logic unit modules doing such simple tasks as incrementing the
program counter and transferring the output of the program memory into the
instruction registers. The logic units used for these simple tasks were
eliminated. Now, self-incrementing logic is built into the memory address
register and the program selection switch is built into the logic unit. The
number of logic units was reduced by two thirds. Since logic units were no
longer addressable devices, a secondary bus structure was created for the
transfer of instructions. In essence, some of the simplicity and generality
of the original concept had to be specialized to meet the demands of speed
and efficiency.
In the course of designing the I/O devices, it was found that the multi-
plexer had switching problems very similar to those of the logic units. At
least 200 I/O channels had to be provided, which called for something like
four modules, each containing addressable 64-way switching of in, out, and
control signals. This problem was solved by combining the multiplexer with
the general-purpose registers and providing special instructions to use each
bit of each register as an I/O channel. The number of channels required was
essentially divided by 13 and the multiplex switching was moved back into
the main address switching.
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With the exclusion of logic units as addressable devices but the in-
clusion of 24 registers (which would provide 312 input and 288 output chan-
nels) and the number of processors set at three, the system has 40 address-
able devices. This overtaxed the 4-bit address field, and therefore 3-bit
base registers were incorporated in the logic unit addressing structure.
Furthermore, to move a portion of the address switching outside of the logic
unit, a second level of switching was incorporated which forms a common ex-
tension of the address switching of all the logic units. This is used to
address the I/O registers and, in essence, constitutes the multiplexer
switch, controlled by the logic unit base registers. Since this second
level of address switching is common to all logic units, programming re-
strictions must be imposed to prevent different processors from interfering
with each other.
Another step taken to increase the efficiency of the processing routines
was the improvement of the A/D conversion method. The original concept
called for analog-to-pulse-width converters at the experiments, the duration
of whose output levels would be counted by the processor. This proved un-
workable, since the processor would have had to devote itself to each con-
version for about 50 milliseconds in a tight loop to achieve the required
8-bit accuracy. To solve the problem, a new module was created, a register
which has a D/A ladder network on its outputs. This provides an analog
reference signal to the experiments, and each of the latter now must have an
analog comparator which returns a signal level to the processor I/O indicat-
ing whether their output signal is greater or less than the reference signal
supplied. This makes possible the successive approximation method of con-
version whose algorithm runs much faster, i.e., about 1.4 milliseconds for
the maximum length (8-bit) conversion.
The instruction set was then enlarged from simple two-argument logical
and arithmetic instructions and test commands to include the bit manipulating
and I/O instructions necessary to make the I/O registers and the A/D algo-
rithm operate efficiently.
Finally, the clock signals, the one set of signals which were common
to all modules, were made less susceptible to failure by triplicating the
buses and putting majority voting gates at each module interface.
At this point the external specifications and features of the MULTIPAC
design were frozen in order that a detailed IC logic design could be done.
The iteration of the design for LSI will offer opportunities for further im-
provements. Section 8 contains recommendations for such improvements as can
presently be foreseen.
11
5
3.0 SYSTEM DESCRIPTION
The detailed block diagram of the MULTIPAC IC design is shown in
Figure 4. This includes the control functions and details of data switch-
ing which were omitted from the simplified diagram of Figure 1.
3.1 Data Flow
Data flow takes place only under the control of one of the three logic
units. Each of these communicate directly with six memories, 24 general
purpose registers also serving as I/O interfaces, two D/A registers, two
command registers, and two telemetry registers.
The memories themselves each contain two addressable registers, the
address register (MA) and the data register (MD). Except for the automatic
incrementing of the MA, which will be considered under control functions,
the memories operate entirely on the basis of transfers to and from these
registers. When data is transferred into the MA, a read cycle is auto-
matically initiated to read out the contents of the new location into the
MD one cycle later. When data is transferred into the MD, a write cycle
is initiated to store it in the location specified by the MA.
Each of the 24 general purpose registers has connections for 13
bilevel inputs and 12 bilevel (dc) outputs which may be accessed by a
special I/O instruction. Thus, they provide 338 inputs (counting the D/A
registers) and 288 outputs to the rest of the spacecraft and the
instruments.
The D/A registers are very similar to the general purpose registers,
having the same number of input channels, but the output channels are not
present. Instead, a D/A ladder network is connected to provide an analog
signal proportional to the arithmetic value of the register contents which
is used by the experiments as a reference voltage in the suczessive approxi-
mation A/D conversion process.
The telemetry and command registers share a common address.
Instructions operating on such an address will connect one of the command
registers to its input bus and/or one of the telemetry registers to its
output bus. Since these are normally addressed by simple copy instruc-
tions, they copy to the telemetry register or from the command register.
12
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3.1.1 Address switching.-- Address selection is determined both by
the address fields of the instruction and by the setting of base registers
in the logic unit and is actually performed in two parts by the bus switch-
ing logic in the logic unit and by the external switching module operating
on levels supplied to it from the logic unit. Each logic unit has 16
addresses directly addressable from each 4-bit field in the instruction
word. Twelve of these directly address six memories. The other four
addresses are passed on to the eight second-level switches where one of the
four outputs of the switch is thus directly addressable by the instruction
address field. The selection of a switch by a logic unit is controlled by
the contents of a 3-bit base register which may be loaded by a special
instruction. There are two such base registers per logic unit, one for
each of the address fields in the instruction word. Each base register
acts independently of the other register. There are three logic units, all
connected similarly to the same switches. Figure 5 shows these address allo-
cations. The 12 addresses of the six memories, which are common to all the
logic units, plus the 32 outputs of the eight switches provide 44 total
addresses.
The second-level switching arrangement introduces a programming
restriction. Two logic units operating through the same second-level
switch will have their input data busses ORed together, thus creating
meaningless data. Therefore, separate programs running in separate logic
units must not have their base registers set to the same value.
The intercommunication between processors, which is necessary to pre-
vent their mutually interfering with one another, can be accomplished by
connecting certain input and output channels located on different base
register settings to one another, providing flags from one processor to the
other.
3.1.2 The I/O system.-- The I/O interface of the central processor,
as described in the Final Report of Phase 1 of this project, is summarized
in Tables 1, 2, and 3.
There are 191 input channels and 126 output channels required. The
science input lines are doubled in order to be connected through two dif-
ferent registers for path redundancy. Also, there is one output channel
added-for each serial Jigital input and-each serial command output since
these must have additional signals to control the serial transfer.
The multiplexing system which has been devised employs each bit in
each of the registers of the machine as a bilevel input channel as well as
a bilevel output channel. The use of a special I/O instruction at the time
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TABLE 1
SCIENCE INTERFACE LINES
3 Analog Inputs
2 Serial Commands
2 Bilevel Commands
4 Analog Inputs
5 Serial Inputs
1 Bilevel Input
4 Bilevel Commands
11 Analog Inputs
1 Serial Command
1 Bilevel Command
5 Analog Inputs
1 Serial Input
1 Bilevel. Command
19 Serial Inputs
2 Bilevel Commands
6 Analog Inputs
1 Serial Command
1 Bilevel Command
2 Analog Inputs
3 Serial Inputs
3 Bilevel Inputs
4 Bilevel Commands
Magnetometer:
Cosmic Ray Telescope:
Plasma Probe:
Radio Propagation:
Neutron Detector:
VLF Experiments:
Micrometeorite Detector:
Totals:	 31 Analog Inputs
28 Serial Digital Inputs
4 Bilevel Inputs
4 Serial Commands
15 Bilevel Commands
17
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TABLE 2
ENGINEERING INTERFACE LINES
Orientation Subsystem: 5 Analog Inputs
5 Bilevel Inputs
10 Bilevel Commands
Power Subsystem: 14 Analog Inputs
1 Bilevel Input
11 Bilevel Commands
RF Subsystem: 15 Analog Inputs
9 Bilevel Inputs
10 Bilevel Commands
S/C Support Subsystem: 6 Analog Inputs
2 Bilevel Inputs
2 Bilevel Commands
Central Data Engr. Subsystem: 5 Analog Inputs
3 Bilevel Commands
Other Subsystems: 1 Serial Input
2 Bilevel Inputs
3 Serial Commands
4 Bilevel Commands
Totals: 45 Analog Inputs
1 Serial Digital Input
19 Bilevel Inputs
3 Serial Commands
40 Bilevel Commands
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TABLE 3
I/O CHANNELS REQUIRED
Inputs (Science lines doubled):
Analog -	 Science 62
Engineering 45 107
107
Serial -	 Science 56
Engineering 1 57
57
Bilevel -	 Science 8
Engineering 19 27
27 191
Outputs
Serial Commands
	 - Science	 4
Engineering
	 3	 7
7
Bilevel Commands
	 - Science	 15
Engineering	 40	 55
55
Control Lines for
Serial Inputs
	 57	 57
Control Lines for
Serial Commands	 7	 7
126
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that serial word transfer has ceased affects the data line differently from
the other instructions. For all other instructions, the data line will be
forced to zero after each data transfer. After an I/O instruction, the
data line will be forced to a one after the data transfer and will gate
the word strobe which either inputs data to a register or outputs data from
it, depending on the contents of the data that was transferred. If the
data word transferred to a register by an I/O instruction contains a ONE
in the high order bit, the data will be dumped to an output register. If
the data word contains all ZEROES, the I/O instruction will serve as an
input command and the data from the input interface lines will be dumped
into the address register to be read by the next instruction. I/O instruc-
tions will also cause interface shift pulses to be generated at the
register, from which they are distributed to the peripheral devices
connected to that register. These, in conjunction with enabling levels,
are used to transfer serial data to and from the experiments.
The I/O interfaces fall into the following categories, and the methods
for handling each of them is discussed in detail below.
Inputs:
Bilevel inputs: Two-state signals which are sampled
asychronously at the interface
Serial inputs:	 2- to 17-bit words to be transferred
serially into the machine
Analog inputs:	 0- to 5-volt analog levels to be converted
into digital words with up to 8-bit
accuracy
Outputs:
Bilevel commands: Single-bit commands which are held
indefinitely as levels at the inter-
face. Pulsed reset signals are also
included here, but they are set, then
cleared, by the program.
Serial commands: Commands of two to five bits which are
transferred serially to the peripheral
device
20
3.1.2.1 Bilevel inputs:-- These are simply levels which must be
read by the processor. They are present at inputs to individual stages
of the I/O registers and are transferred into the registers by an input
instruction addressed to the register. The operation is a clear-set in
which the input instruction performs the clear by transferring a data
word of all ZEROES into the register. The whole word is then read from
the register by the processor executing a "test with mask" (TWM)
instruction. This AND's the contents of the I/O register with a masking
register which contains a ONE in the bit to be tested and sets the Test
flip-flop if the result produces a ONE. The Test flip-flop in the logic
unit is thus set to the state of the input bit, and the program can pack
such bits into words as necessary.	 These inputs require only one input
channel each, and no output channel.
3.1.2.2 Serial inputs:-- Serial data will appear as sequential
1-ilevel inputs to one stage of an I/O register, but there must also be
output signals to synchronize shifting of the data with reading it into
the register. A channel will be allocated to each such input which will
be used to gate the peripheral device into its outputting mode. It will
then respond to shift pulses from the register which occur each time an
I/O instruction is addressed to the register.
3.1.2.3 Analog inputs:-- A/D conversion is accomplished by the
successive approximation method, where processor software is used for
the customarily hard-wired conversion logic. Two addressable registers
are equipped as D/A converters. Their outputs are fed into a ladder
network and the resultant analog signals distributed through isolating
amplifiers to all devices requiring A/D signal conversion. Each such
analog signal will be connected to its own comparator, which will also
receive the distributed reference signal from the D/A output. The out-
put of the comparator will then be treated as a bi'evzl input to one
stage of an I/O register.
To accomplish the conversion, the program sets a ONE in the high
order end of theD/A converter, which is a digital number one-half the
number range of the register, and produces an analog output equal to
one-half of the analog signal range. The comparator response indicates
by its output which signal is larger. This is detected by the program
through testing the input channel, and the high order bit in the D/A
register is left at ONE or set to ZERO according to whether the analog
signal is greater or less than half the signal range. The next highest
bit is then set to ONE, and the process is repeated to see whether the
analog value is greater or less than 1/4 or 3/4, depending on what the
first bit was, and so on. After all bits are thus determined, the con-
verter value is read out of the D/A converter. The interface required,
apart from the distribution of the D/A converter outputs, consists of
one input channel per analog signal.
21
3.1.2.4 Bilevel command outputs:-- The register module includes
an output buffer register which is loaded in parallel from the shifting
register using the word clock timing. This is a typical structure
throughout the Machine. In this case, however, the buffer register will
be loaded only upon receipt of an output command. The outputs of this
buffer register constitute the bilevel output channels. This arrange-
ment provides both an input and an output channel for each stage of the
I/O register, and since the number of each is approximately equal, it
effectively doubles the multiplexing.
Since there is no way of outputting data to one channel without
affecting others, and no way of transferring the contents of the output
buffer register back into the processor to regenerate the bits which
should not be changed, it is intended that a command table of 24 loca-
tions be kept in memory. Command routines would operate on the appro-
priate word in memory to alter the appropriate bits, using masking
instructions that leave the other bits unaffected. Then the updated
word would be transferred to the register by an I/O instruction.
3.1.2.5 Serial command outputs:-- Two bilevel channels are re-
quired for serial commands, one to switch the peripheral device to its
input mode and the second to provide data levels. A shift pulse from
the register will be provided each time it receives an I/O instruction.
3.1.3 Telemetry output.-- Figure 6 is a block diagram of the
telemetry and command interfaces. Data to be output to the telemetry
modulator is transferred in maximum word lengths of twelve bits to the
telemetry register. The next higher order bit, to the left of the data
word, must always be a ONE because the output operation requires it.
The telemetry register will shift right, with each pulse of an external
telemetry clock delivered to it, outputting the contents of the register
serially into a 1-bit buffer flip-flop whose output may be used to
directly modulate the telemetry transmitter. The telemetry register
is filled from the left with ZEROES as it shifts so that when the last
bit of data has been shifted into the buffer, it contains a ONE in the
low order bit and otherwise all ZEROES. This condition is detected by
a decoder whose output is sensed by the processor which, in turn,
causes the next output word to be transferred into the telemetry
register. It must act within one bit time of the telemetry rate in
order that the next data bit can be transferred into the output buf-
fer when required. The decoder output may be connected to one of the
I/O input channels to be sensed by the processor, but the response
time required at a high telemetry rate could require checking the flag
frequently enough to prevent the processor from doing other unrelated
tasks efficiently. The normal mission configuration, therefore, should
be to connect the decoder output onto one of the interrupt lines.
22
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3.1.4 Command inputs.-- Normal commands received from the com-
mand transmitter, i.e., those which do not attempt to override the
processor, are loaded into the data register of the command input
module and a flag sensed by the processor is sew. The processor then
reads out the contents of the command register under program control.
Although this sensing could be accomplished by interrupt, as described
above for the telemetry output control signal, it is anticipated that
the up-link data rate will be slow enough to permit periodically jamp--
ling the flag level connected through one of the normal input channels.
:he different operations caused by commands which override the
program in order to acquire control of the processor are explained
in paragraph 3.2.3 below.
3.2 Control Functions
The paths for program flow in the MULTIPAC are separate from the
data flow and are determined by the program switch in each logic unit
described below. In addition to this software control s there is pro-
vision for interrupting and an overriding input to each logic unit
from the telemetry registers which permits the command link to acquire
control of the system at any time.
3.2.1 Program selection.-- Program sources for each logic unit
are selected by a switch in the logic unit itself. This switch, in
turn, is controlled by the contents of the 3-bit program selection
register. This register is addressable only by the logic unit of
which it is a part, and its contents are entered by a special in-
struction. The switch addresses any one of the six memories. When
a memory is thus selected, a control line from the logic unit causes
the memory address to increment at each word time and the memory data
register to shift out its contents into the instruction register (LIR)
of the logic unit. From there, these instructions are dumped into the
buffer register on each word pulse, where they are decoded to control
the operation of the logic unit.
3.2.2 Instruction list.-- Each logic unit in the MULTIPAC sys-
tem performs the instruction set listed in Table 4 using the instruc-
tion format shown in Figure 7.
Programming of MULTIPAC is accomplished through groups of machine
microinstructions which actually constitute multiple word macroinstruc-
tions and must take into account the MULTIPAC machine timing for their
24
TABLE 4
MULTIPAC INSTRUCTION LIST
Operation
Mnemonics	 Code	 Operation
(1) ADD, R1, R2	 20	 Add the contents of R1 to R2
and put the result in R2.
(2) SUB, R1, R2 21 Subtract the contents of R1
from R2 and put the result in R2.
(3) COP, R1, R2 13 Move the contents of R1 to R2.
(4) JMP, R1, R2 22 Copy R1 into R2 and blank the
second instruction which follows.
(5) JCN, R1, R2 26 If the Test flip -flop is a ONE,
copy R1 into R2 and blank the
second instruction which follows;
otherwise, do nothing.
(6) XOR, R1, R2 10 Perform a 'pit-by-bit logical ex-
clusive or between the contents
of R1 and R2, rZtting the result
in R2.
(7) LOR, Rl, R2 24 Perform a bit-by-bit logical OR
of R1 and R2, putting the result
in R2.
(8) AND, R1, R2 14 Perform a bit-by-bit logical AND
of the contents of R1 and R2,
putting the result in R2.
(9) SBR, N, M 27 Set Base Register 1 to literal M;
set Base Register 2 to literal N.
•	 (10) SHR, Rl, R2 12 Cycle R1 one bit to the right;
shift R2 one bit to the right,
replacing the high order bit with
the bit cycled in R1.
25
Mnemonics
(11) CYC, R1, N
(12) TWM, R1, R2
(13) CWM, Rl, R2
(14) CIO, R1, R2
(15) TST, R, X
TABLE 4.-- Continued
MULTIPAC INSTRUCTION LIST
Operation
Code	 Operation
16	 Cycle the contents of R]. N bits
to the right, where 1 < N < 12
15	 Test the bit-by-bit logical AND
function of R1 and R2 and set
the Test flip-flop (TFF) to ONE
if the result is nonzero.
Otherwise, clear this flip-flop.
11	 Copy the value of the Test flip-
flop into the bits in R2 not
masked by zeros in R1.
23	 Copy the contents of R1 into R2.
If the high order bit of R2 = 0
after the transfer, load the
input interface signals into R2.
If the high order bit of R2 0
after the transfer, load the
contents of R2 into the output
register of R2. Then transmit
an interface transfer pulse
(TCLK) from R2.
17	 Test the register R for condi-
tions specified by X and set the
Test flip-flop (TFF), if the
condition is met:
X = 01 equal to zero
00 not equal to zero
04 less than zero
14 greater than zero
15 less than or equal to zero
05 greater than or equal to zero
11 equal to one
10 not equal to one
07 Unconditionally set TFF to ONE.
TABLE 4.-- Continued
MULTIPAC INSTRUCTION LIST
Operation
	
Mnemonics
	
Code	 Operation
	
(15) TST, R, X	 17	 X = 06 Unconditionally set
(continued)
	
TFF equal to ZERO.
02 Set TFF equal to the
overflow flip-flop
(OVF) .
03 Set TFF not equal to
the overflow flip-flop
(OVF).
	
(16) OPR, X, R	 25	 Perform the operation specified
by the X field on R as follows:
X = 07 INC R - Increment the
contents of R.
06 DCR R - Decrement the
contents of R.
00 CMP R - Per-form the one's
complement of R, putting
the result in R.
02 SRT R - Shift right the
contents of R, filling
the high order bit with
the contents of the Test
flip-flop.
03 SHL R - Shift left the
contents of R, filling
the low order bit with
zero.
O1 XCH R - Exchange the con-
tents of R with the con-
tents of the LU register.
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TABLE 4.-- Concluded
MULTIPAC INSTRUCTION LIST
Operation
Mnemonics	 Code	 Operation
(16) OPR, X, R	 25	 05 NSO R - Copy a number in
(continued) the LU register which is
two larger than the most
significant one in R.
14 SPS N - Set the Logic Unit
Program Switch to literal N.
10 SIE N - Set the Interrupt
Enable Register to literal N.
28
BITS	 BITS	 BITS
8-12	 4-7	 0-3
O PC	 A	 B
	
OPC (bits 8-12)	 =	 Operation Code
(Bits 12 and 11 are different
for instructions, identical for data)
	
A (bits 4-7)	 =	 Register	 Address Field 1
	
B (bits 0-3)	 =	 Register	 Address Field 2
Figure 7. Instruction Format
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proper operation. When programming, care must be taken in: (1) copy-
ing addresses or literal data from the program stream, where they are
imbedded in what are essentially the address fields of multiple word
instructions, and (2) allowing for the timing of the memory read or write
cycles initiated by transferring data into the address or data registers
respectively.
The example below of adding to a register R, used as an accumulator,
for memory shows both these aspects of machine timing. Memory No. 1 is
used as the program memory and Memory No. 2 is used as the data memory.
MA and MD refer to the memory address register and memory data register,
respectively. The LIR is the instruction register from which instructions
are decoded in the logic unit.
Starting in location 0, consider the following three instructions in
Memory No. 1:
Location	 Instruction
0	 COP MD1, MA2
1	 ADDR
2	 ADD MD2, R
This leads to the following machine timing, where each entry in the
list represents the execution time of one microinstruction.
Contents
of MA1
Contents
of MD1
Contents
of LIR
Contents
of MA2
Contents
of MD2
Contents
of R
0 -- -- -- -- (R)
1 (0) -- -- -- (R)
2 (1) =ADDR (0) =COP MDl, -- -- (R)
MA2
-- (2) (1)=ADDR ADDR -- (R)
-- -- (2)=ADD MD2, ADDR (ADDR) (R)
R
-- -- -- ADDR (ADDR) (R)+(ADDR)
30
Note that the instruction sequencing permits: (1) the COP instruc-
tion to be executed in LIR while ADDR is in MD1, and (2) the ADD
instruction is executed in LIR after the memory cycle has loaded (ADDR)
in MD2.
ADDR alto appears in LIR and is thus treated as an instruction.
The thirteenth bit of the machine, however, is coded to distinguish
instructions and data. Th^hoperati?R field of all executable instruc-
tions is coded with the 12 	 and 13 bits dissimilar. Data words and
addresses are limited to 12 bits in length and have the 13 th bit the
same as the 12 th bit. Thus, the arithmetic unit can treat the 13 th bit
as any other, but a difference between the 12 th and 13th represents an
overflowed condition. Data and addresses which are not overflowed can
safely be imbedded in the program since they will be decoded by the LIR
as non-executable as instructions.
Jumping is accomplished through the data flow paths (shown in
Figures 4 and ,4) by the following instruction sequence.
6
Contents
of MA1
Contents
of MD1
Contents
of LIR
0
1 (0)
2 (1) =JMPADR ( 0)--COPY MD, MA
JMPADR (2) (1)=JMPADR
JMPADR+1 (JMPADR) (2)=NOP
JMPADR+2 ( JMPADF.+ 1) ( JMPADR)
The data flow path has a hard-wired priority over the program control
function which increments the address register and thus overrides it as
it shifts in the jump address.
3.2.3 Command link override.-- The command module inputs to the pro-
gram switch exercise hardwired priority over the source dictated by the
register setting, and this overriding control is used to take over the
MULTIPAC system for reprogramming. An instruction from the telemetry
unit will replace any instructions from the normal program stream. The
first reprogramming instruction to each logic unit causes the latter to
reset its program switch to a blank input where it reads only zeroes.
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This is interpreted as a series of no operation (NOP) instructions and the
logic unit is effectively disabled. Since only the logic unit itself can
address its own program switch, there is no danger of another rrocessor
which is still active interfering and restarting it. During the relatively
long period while each instruction of the reprogramming bootstrap loader is
being received on the command link, the logic units are disabled, but when
an instruction has been assembled in the command receiver and transferred
to the MULTIPAC command register, it is inserted in the stream of NOP's at
the normal instruction rate.
Figure 6 shows the block diagram of the command interface. The com-
mand receiver must assemble a digital word of data, and load this word into
one of the two CMD registers in the CDS.
The transfer signal dumps the CMD address and CMD data into the proper
registers of the CMD module, the data going into the register which is ad-
dressable by the processor. The decoding logic addresses one of seven de-
vices in the MULTIPAC system and transfers the data word into one of them,
or on decoding the eighth address, sets a flan which is sensed by the
program. The latter is the normal method of command input (see paragraph
3.1.4 above).
The seven devices which are addressed are the instruction registers of
the three logic units and four of the general purpose registers. These are
used for taking control of t'he MULTIPAC system for reprogramming. The sig-
nals from the command receiver to the logic units override those from the
program selection switch contained in each logic unit, and the first three
instructions in a reprogramming sequence direct each logic unit to set its
prc,gram select switch to a blank position where only NOP's will be read.
Thus, there will be no program action from the logic units except when a
telemetry word is directed to one of them. Each word of a bootstrap loader
is then read into one of the general purpose registers, followed by an in-
struction to one of the logic units to store it in one of the memories. In-
structions setting and incrementing the memory address are also directed to
the logic unit. Once the bootstrap loader has been stored in memory, an
instruction is directed to a logic unit to set its program control switch
to that memory. From then on the operational program is .read in through
the usual command input. The loader program detects each new word when it
is ready in the CMD register, stores it, and increments memory address.
Finally, the override must be employed again to set the program selection
switch of each logic unit to the memory into which its program has been
loaded.
3.2.4 Interrupts.-- Each logic unit has four interrupts which are
connected in parallel with those from the other logic units. A 4-bit mask-
ing register in each logic unit, called the interrupt enable register, is
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loaded by special instruction and sensitizes that particular logic unit
to the interrupts corresponding to the stages in which it contains ONES.
Upon responding to one of the interrupts, the logic unit breaks off the
program stream and executes a wired instruction to exchange the contents
of the program memory address register with the contents of its own in-
ternal register. The latter must initially contain the address of the
interrupt routine and afterward will hold the return address. Aotually,
the contents of the register will be greater by three than the correct
return address owing to the overlapping timing and the inhibiting of in-
struction execution as soon as the interrupt begins. The return address
must therefore be corrected before the return to the main program can be
accomplished. The program sequence is given below.
Contents
of MA1
Contents
of MD1
Contents
of LIR
Contents
of INTR
Contents
of R1
Interrupt
in Process
100 -- -- INTADR -- 0
101 (100) -- INTADR -- 0
102 (101) (100)LAST EXECUTED INSTR INTADR -- 0
103 (102) (101) INTADR -- 1
104 (103) (102) XCH MA1 -- 1
INTADR (104) (103) 104 -- 1
INTADR+1 (INTADR) (104) 104 -- 1
(INTADR+1)(INTADR) 104 -- 0
(INTADR+l) 104 -- 0
INTERRUPT SUBROUTINE
The interrupt lines must also appear as bilevel inputs to the I/O inter-
face in order that they can be tested by the program to see which one occurred.
The interrupt routine is also responsible for storing any data which it may
destroy.
Since a second interrupt during the interrupt subroutine would destroy
the return address, the interrupt enable register is cleared at the start of
each interrupt and must be reloaded from a memory image to re-enable the
proper interrupts immediately before returning to the main program.
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4.0 DESCRIPTION OF THE MULTIPAC INTEGRATED CIRCUIT LOGIC DESIGN
In October 1967 a baseline system was established for the detailed
logic design and documentation of MULTIPAC in integrated circuit form. It
was initially intended to constitute the final MULTIPAC design. However,
the increasing development of practical LSI technology together with system
improvements discovered in the course of working out the present design,
have made it desirable to consider the integrated circuit design reported
here as a feasibility study to guide subsequent LSI implementation. This
report is, therefore, written as a Research Report on the integrated circuit
work rather than a Final Design Report.
4.1 Circuitry
4.1.1 Logic circuits.-- The chief constraint on the choice of inte-
grated circuits for logic was the extremely low power consumption demanded.
The Fairchild LPDTpL line was chosen as having the features best suited to
the design among the logic families available in the required speed-power
class at the time the choice was made. l The manufacturer's specifications
for those circuits used in the design are included as Appendix C. Other
logic families considered were Philco MEL, RCA LPDTL, Amelco 500 Series TTL,
Signetics 400 Series TTL, and the several manufacturers' families deriving
from Fairchild MWpL. Chief considerations in the selection were 1) low-
power (approximately 1 mw per gate) operation; 2) circuit delay less than
100 nanoseconds; 3) availability of collector-ORed bus drivers; 4) avail-
ability of a compatible higher powered, higher speed logic family; and 5)
maximum fan-in and fan-out. The Fairchild circuits required the least power
of those considered except for the Philco MEL or the lowest powered of the
Amelco circuits, and additionally met the remaining criteria better than
the latter two. The Amelco circuits which were competitive in power levels
with the Fairchild were significantly slower. The Philco family, while ex-
hibiting the best speed/power ratio in the group, included only a very re-
stricted choice of circuits with limited fan-in and fan-out capability.
The Fairchild circuits were also in more widespread use, thus offering bet-
ter statistical data. Two drawbacks of the Fairchild circuits for the
MULTIPAC design were noted: 1) The flip-flops required a relatively long
clock pulse width which takes in data on the rising edge and outputs on the
falling edge. This pulse width must bE: added as delay into all propagation
paths. 2) There is a fan-out of only one when the low-speed circuits drive
the high-speed family.
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The above matters should all be considered in the choice of LSI cir-
u.Ltry. However, they should not present the problems in tailored LSI cir-
cuitry that they do in working with a standard off-the-shelf family of inte-
grated circuits.
4.1.2 Memory circuits.-- The memory storage medium postulated is a
modification of the 256-bit complementary MOS memory-,hip under development
for NASA by Westinghouse on contract No. NAS-5-10243. 2 As with the integrated
circuits, the chief reason for this choice was the low power drain of this
medium. In a flip-flop memory, one important consideration is the power re-
quired to maintain the memory contents under do conditions. Standby power
required for this MOS circuitry is reported as typically less than one nano-
watt per cell, which would be approximately .026 milliwatts for a 2048-word,
13-bit memory. This is negligible compared to the operating power of the
one chip in the memory selected by the addressing logic, which is reported
as 30 milliwatts for the present device containing 16 words of 16 bits each
when cycled at a 0.5-MHz rate. If this were scaled to a 13-bit word with a
16-microsecond cycle time, the indications are that the 2048-word memory
would consume on the order of 3 milliwatts. This power is, in turn, negligi-
ble compared to that required by the bipolar portions of the memory module,
especially the circuits interfacing the MOS chip. These would probably
require special design to minimize their power consumption.
In addition to shortening the word length to 13 bits for the present
system (or removing power from those bits not needed), two other changes in
the Westinghouse chip are needed to make its use practical in MULTIPAC sys-
tem. There are presently no clear provisions for the use of multiple 16-
word chips in a larger memory. There is no method of expanding the address-
ing structure except for gating the "strobe" and "write" signals of each
chip separately, and the "bit lines" are not presently such that they can
be collector ORed to form the larger memory. If both these signals from
each chip have to be separately ORed or gated after leaving the chip, it
would require more interface circuits than memory chips and the power de-
mands would be exhorbitant. Making these changes on the chip would seem
relatively easy, however. The change to the output circuits to permit ORing
them means gating out the active pull-up circuit as well as the pull-down
circuit from non-selected chips in a similar manner to what is now done for
writing. This leaves only the output circuits from the selected chip active
to drive the bit lines. In write mode they too are disabled, leaving only
the write drivers active on these lines. In addition, the addressing logic
should be expanded to include two more inputs which would gate all address
decoders and appear on outside pins to be used for x-y coordinate addressing
of the chip. This would reduce the number of interface address drivers re-
quired from 128 to 24, with a corresponding saving in power. The logic dia-
gram given here for the memory assumes these modifications will be made.
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4.1.3 Special circuits.-- There are several non-logical circuits re-
quired which should be expecially designed for MULTIPAC, such as the memory
interface circuits mentioned above. Such circuits are not properly a part
of the logic design but they do influence the parts count, power and reli-
ability estimates. Therefore, certain assumptions have been made concerning
them as follows:
(1) Clock generator: This circuit must produce approximately
350 nsec wide, 5-volt pulses at 1.0 MHz. One circuit per
package assumed, with 100-milliwatt power consumption.
(2) Bipolar-to-MOS interface circuit (BMIC) which interfaces
the MULTIPAC logic levels to the memory. Two circuits per
IC package assumed, with 10-milliwatt power consun )tion
per circuit.
(3) MOS-to-bipolar interface circuit (MBIC) which interfaces
memory to the MULTIPAC logic. Two circuits per package
assumed, with 10-milliwatt power consumption per circuit.
(4) Analog switch (ANSW): This circuit switches D/A inputs
to ladder network. One circuit per package assumed, with
25-milliwatt power consumption per circuit.
(5) Analog amplifier (ANAMP): These are isolation amplifiers
which supply the analog output to the experiments. One
circuit per package assumed, with 100-milliwatt power con-
sumption.
4.2 Parts Count
The parts count for the integrated circuit design is given below. The
numbers of integrated circuits required for the processor proper and for
the memories are given separately in order to facilitate comparison with
processors having non-integrated circuit memories. The entire system re-
quires about 3000 IC's, almost half of which are found in the memories, with
the remainder in the processors and I/0. Of the latter, about half the
parts are devoted to the registers which, in a sense, constitute thc: I/O
multiplexer, and ebout half are used ir. the three processors themselves.
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1
Module No.	 of IC's No.	 of
Type Per Module Modules Total IC's
A.	 Processors and I/O
Logic Unit 190 3 570
•	 Address Switch 19 8 152
Register 30 24 720
•	 D/A Register 26 2 52
Telemetry Unit 13 2 26
Command Unit 35 2 70
Timing Generator 31 1 31
Total	 1621
B.	 Memories
Memory Storage 128 6 768
Memory Control 87 6 50-2
Total
	 ia5:
C.	 System Total 2911
4.3 Weight
Assuming a packaging density of 500 flat-packs per ground and a 70-per-
cent utilization of available mounting spaces, the expected weight of the
system is:
2911 FP's
	 1 lb
	
0.7	 x 500 FP's - 8.3 lbs
4.4 Volume
_	 Assuming a packaging volumetric density of 20 FP's per cubic inch and
a 70-percent utilization of available mounting spaces, the expected volume
of the system is:
2911 FP's	 1 in 	 3
	
0.7	 x 20 FP's = 208 in
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4.5 Power
The anticipated power consumption of the MULTIPAC System is about 18
watts, as indicated in the table below. The largest power consumers are
the logic units at about 4 watts, the I/O registers at about 6 watts, and
the memories drawing about 6 watts.
Module Module per No. of Total
Type Module (ma) Modules Power (mw)
A.	 Processor and I/O
Logic Unit 1276 3 3828
Address Switch 112 8 896
Register 247 24 5928
D/A Register 467 2 934
Telemetry Unit 158 2 316
Command Unit 87 2 174
Timing Generator. 384 1 84
12.160 w
B. Memory
Memory Storage	 3	 6	 18
Memory Control	 987	 6	 5922
5.940 w
C. System Tot.?'.
	
	
18.100 w
4.6 Speed
Figure 8 shows the critical propagation paths of the integrated circuit
design with each circuit type indicated. There are two path:. which are dis-
tinctly longer than all others, from the output of the source (B) register
to the logic unit output flip-flop where it is reclocked, and from the out-
put of that flip-flop to the recipient (A) register. Actually, the first
path has a slightly longer branch as its end to the overflow flip-flop.
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Table 5 lists the worst case delays of the circuits involved for three
temperatures: -550C., +25 0C., and +12 PC. These unpublished specifications
were obtained from the manufacturer by telephone. The output capacitance
assumed in these specifications is 30 pf, permitting an average of four
loads at 5 pf each plus about 6 inches of signal etch at 20 pf/foot. This
seems a reasonable nominal value.
Table 6 tabulates the delays of the two critical paths for each of the
three temperatures. In addition, the clock pulse width is added since the
flip-flops used in the design sample data on the rising edge of the clock
but do not transfer it to the output until the falling edge. Thus, the sig-
nals output on the falling edge of a clock pulse must complete their propa-
gation through the combinational logic to the input of other flip-flops be-
fore the rising edge of the next clock pulse. The 350-nsec nominal clock
pulse width is dictated by the minimum pulse width required by the slowest
flip-flop at the -55 0C temperature extreme. The 9040 flip-flop requires
340 nsec at -550C., 240 nsec at 25 0C., and 190 nsec at 1250C.
The figures of Table 6 indicate that for the worst case over the entire
temperature range, with the load capacitance assumed, and with all circuits
barely meeting their specifications, the machine will not run faster than
about 700 kHz. These assumptions are all pessimistic, however, and operat-
ing speed can be increased by restricting any one o` these variables.
The internal temperature of the spacecraft has not been specified as
yet, and restricting it to less than -55 0/+1250C. would increase the per-
missible clock rate. Related to this is the fact that if the lowest operat-
ing temperature were restricted to -30 0C., the higher powered DTL circuits
could be replaced with TTL circuits having the same power consumption and
about twice the speed. However, the manufacturer specifies that interface
between the low-powered DTL logic and the TTL logic is nit satisfactory
below this temperature.
The wiring capacitance assumed is probably excessive too, particularly
for sophisticated packaging, but this could not be specified accurately with-
out building a breadboard. Certainly, in LSI implementation the wiring ca-
pacitance will be greatly reduced at any rate.
It is also pessimistic, though good, conservative design practice, to
assume that all circuits in a critical path will exhibit the maximum delay
allowable under their specifications. If there are a large number of cir-
cuits in these paths, it is very unlikely that all of them will exhibit
worst case delays. This will, in effect, happen when the system is converted
to LSI since the speed of any path can only be specified from pin to pin of
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TABLE 5
MAXIMUM CIRCUIT PROPAGATION DELAYS
(Load Capacitance = 30 pf)
T d+ ns T d- ns
Fairchild 9040 flip-flop: - 55
0
C. 190 310
+ 25 oC. 150 250
+125 0C. 170 300
Fairchild 9046 gates 9044/others
Fairchild 9047 gates - 55
0
C. "10 110/80
Fairchild 9044 gates + 25 oC. X00 90/60
Fairchild 9041 gates +125 0C. 85 118/75
Fairchild 9948 flip-flop: - 55
0
C. 75 65
+ 25 oC. 65 75
+125 0C. 80 90
Fairchild 9937 gates - 55 0C. 50 42
Fairchild 9949 gates + 25 0C. 50 30
Fairchild 9963 gates +125 0C. 80 35
Fairchild 9961 gates
Tpd+ = propagation delay for output going positive
Tpd- = propagation delay for output going negative
aActive pull-up connected. For collector ORed operation with a pull-up resis-
tor (Rc), add At = (RL - 1K'CL in VCC = VOLwhere
CC	 IH
CL = 30 pf (assumed)
VCC = +5V
V= 0.2V at 55 oC.	 V	 = 2.0J at -550C.OL	 0.2V at +25 0C.	 IH	 1.7V at +250C.
0.2V at +1.25 0C.	 1.4V at +1250C.
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TABLE 6
WORST CASE PROPAGATION DELAYS FOR CRITICAL PATHS
-55 0C. +25oC. +1250C.
Path 1 0/1 1/0 0i1 1/0 0/1 1/0
9948 75 65 65 75 80 90
9046 80 200 60 100 75 85
9961 50 42 50 30 80 35
a9041 80 256 60 145 75 119
9044 200 110 100 90 85 118
9949 42 50 30 50 35 80
9937 50 42 50 30 80 35
9961 42 50 30 50 35 80
9961 50 42 50 30 80 35
9949 42 50 30 50 35 80
9961 50 42 50 30 80 35
9949 42 50 30 50 35 80
9949 50 42 50 30 80 35
853 1041 655 760 855 907
Pulse 350 350 350 350 350 350
Width -- --
1203nsec 1391nsec 1005nsec 1110nsec 1205nsec 1257nsec
Path 2
9948 75 65 65 75 80 90
9046 80 200 60 100 75 85
9963 50 42 50 30 80 35
b9041 80 292 60 174 75 140
9046 200 80 100 60 85 75
9046 80 200 60 100 75 85
9963 50 42 50 30 80 35
9963 42 50 30. 50 35 80
675 971 475 619 585 625
Pulse 350 350 350 350 350 350
Width -- -- -- --
1007nsec 1321nsec 825nsec 969nsec 935nsec 975nsec
aCollector ORed bus driver connection with 5000-ohm load resistor.
bCollector ORed bus driver connection with 7500-ohm load resistor.
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the LSI, and this will reflect an average of the actual circuits on the
chip. In any event, it is possible, when ordering custom circuits, to nar-
row the range of the specification as long as yield and price remain reason-
able.
In summary, the present design cannot be conservatively rated at over
700 k1lz under the assumed conditions, which leads to a 23-microsecond in-
struction rate. However, there are enough factors as yet unspecified or
unknown to assume that the final MULTiPAC can operate at about 1.0 MHz, with
instruction times on the order of 16 microseconds. It is this figure upon
which timing considerations throughout this report are based.
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5.0 RELIABILITY
The reliability of the MULTIPAC system depends largely on its restruc-
turability in the event of failure. Since the initial configuration makes
use of all mcdules in the system, such restructuring to delete failed mod-
ules leads to a progressively simpler machine and consequently to a gradual
degradation of the processing capability. Thus, to state the reliability
of the system, or the probability that it will be operational after some
specified period of time, one has to define the configuration under consid-
eration. The initial configuration has a very low probability of lasting
for the duration of a lengthy mission without requiring some restructuring
for repair purposes. There is a high probability, on the other hand, that
the minimal processing mode can still be implemented from the surviving
modules after many months of system operation. Intermediate modes of opera-
tion have probabilities of survival between these extremes according to the
module requirements, and hence, the processing capacities of such modes.
Figures 9 through 14 show the reliability models and graphically display
the probabilities for the survival of each of three modes consisting essen-
tially of three, two, and one processor(s) surviving for missions of 6, 12,
and 24 months each. In addition to the number of processors which can be
confi;*ured, a gradual degradation of the multiplexed connections to the ex-
periments is also to be expected, and this is reflected in the probability
of a certain percentage of the I/O lines remaining available in each of these
modes. Each of the module failure rates reflects the conservatism that a
single failure disables the entire module. For the memory modules, this is
pessimistic.
5.1 Individual Module Reliability
The figures given were arrived at as follows: Underlying all. calcula-
tions is an assumed uniform failure rate for all integrated circuits used
in the design of 100 x 10 -9 failures per integrated circuit -hour. This
figure was chosen based upon the range (30 x 10 -9 to 300 x 10 -9) encountered
upon investigation and inquiry. The usual exponential failure distribution
formula was used co determine the module reliability (MR).
MR = e-(PC) ( FR)(730)(MO)
where
PC = parts count of integr. ^tid circuits
FR = failure rate = 10-7
MO = mission duration in months
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MODE 1: RELIABILITY- 0.44
CLOCK 2 OF 3 3 OF 3 6 OF 6
GENERATOR TIMING LOGIC MEMOR`
CIRCUITS UNITS UNITS UNITS
0.9987 0.99994 0.7791 0.5683
COMMAND AND TELEMETR
INTERFACES PLUS 76 TO
100% OF 1;10 CHANNELS
0.9999 TO 0.9932
MODE 2: RELIABILITY = 0.97 TO 0.96
CLOCK 2 OF 3 2 OF 3 4 OF 6
GENERATOR TIMING LOGIC MEMOR
CIRCUITS UNITS UNITS UNITS
0.9987 0.99994 0.9819 0.9882
COMMAND AND TELEMETR
INTERFACES PLUS 76 TO
1000/601' 1/0 CHANNELS
0.9999 TO 0.9932
MODE 3: RELIABILITY= U. 6 TO 0.99
CLOCK 20F 3 1 OF 3 20F6 COMMAND AND TELEMETRY
GENERATOR TIMING LOGIC MEMORY INTERFACES PLUS 76 TO
CIRCUITS UNITS UNITS UNITS 100%01' I/O CHANNELS
0.9987 0.99994 0.9995 0.99996 0.9999 TO 0.9932
Figure 9. Six-Month System Reliability Models
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Figure 10. Twelve-Month System Reliability Models
MODE 1: RELIABILITY - 0.20 TOO. 19
CLOCK 2 OF 3 3 OF 3 6 OF 6 COMMAND AND TELEMETRY
GENERATOR TIMING LOGIC MEMORY INTERFACES PLUS 68 TO
CIRCUITS UNITS UNITS UNITS 100% OF 1/0 CHANNELS
0.9974 0.9998 0.6069 0.3230 0.9993 TO 0.9766
MODE 2: RELIABILITY = 0.87 TO 0.85
CLOCK 2 OF 3 2 OF 3
 OF 6 COMMAND AND TELEMETR
GENERATOR TIMING LOGIC MORY
J4^
INTERFACES PLUS 68 TO
CIRCUITS UNITS UNITS ITS 1000/6 OF 1/0 CHANNELS
0.9974 0.9998 0.9367 0.9328 0.9993 TO 0.9766
MODE 3: RELIABILITY = 0.99 TO 0.97
CLOCK 2 OF 3 1 OF 3 2 OF 6 COMMAND AND TELEMETRY
GENERATOR TIMING LOGIC MEMORY INTERFACES PLUS 68 TO
CIRCUITS UNITS UNITS UNITS 100% OF 1/0 CHANNELS
0.9974 0.9998 0.9964 0.9992 0.9993 TO O.9766
MODE 1: RELIABILITY = 0.04
CLOCK 2 OF 3 3 OF 3 6 OF 6 COMMAND AND TELEMETRY
•	 GENERATOR TIMING LOGIC MEMORY INTERFACES PLUS 68 TO
CIRCUITS UNITS UNITS UNITS 100% of 1/0 CHANNELS
0.9948 0.9991 0.3684 0.1043 0.9967 TO 0.9046
MODE 2: RELIABILITY = 0.57 TO 0.52
CLOCK 2 OF 3 2 OF 3 4 OF 6 COMMAND AND 7ELEMETR
GENERATOR TIMING LOGIC MEMORY INTERFACES PLUS 68 TO
CIRCUITS UNITS UNITS UNITS 100% OF 1/0 CHANNELS
0.9948 0.9991 0.8049 0.7182 0.0967 TO 0.9046
MODE 3: RELIABILITY = 0.95 TO 0.87
CLOCK 2 OF 3 1 OF 3 2 OF 6 COMMAND AND TELEMETRY
GENERATOR TIMING LOGIC
IiUN
MEMORY INTERFACES PLUS 68 TO
CIRCUITS UNITS UNITS ITS 100% of 1/0 CHANNELS
0.9948 0.9991 0.9773 0.9857 0.9967 TO 0.9046
Figure 11.	 Twenty-Four Month System Reliability Models
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Figure 12. Six-Month System Reliability
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Figure 13. Twelve-Month System Reliability
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Table 7 gives the resulting reliability figures for each module for mission
durations of 6, 12, and 24 months. The reliability of the Timing Generator
Unit is calculated on a somewhat different basis since it is itself modular
and requires only two of its three timing units to be operational in order
to function properly. Calculation of such probab A ities is covered in de-
tail in paragraph 5.2.
All IC failures were considered to cause complete failures at the modu-
lar level, which assumes that the modules fail completely upon failure of
one IC within them and that they fail in such a way as not to affect the
operation of any other modules. The detailed consideration of either of
these exceptional cases would lead to a vastly :core complicated analysis at
the individual IC level and does not represent sufficient error to warrant
such treatment at this time.
5.2 Reliability of Groups of Interchangeable Modules
Where modules are connected so that each of a certain type module is
completely interchangeable with any other of that type, the only requirement
for implementing a particular code of operation is that some minimum number
of modules required (MNR) of the original number (N) should survive. This
is calculated as follows:
P =
	
N!	 (MR)NS(1-2iR)N-NS
NS=MNR NS (N-NS)
where
P = Probability of survival of > MNR modules
N = Total number of modules
NS = Number of modules surviving
MNR = Minimum number of modules required
MR = Reliability of the module
The probability of survival for MNR or more of N of those modules which are
completely interchangeable are given in Table 8. It should be noted that
the memory reliability constitutes an especially conservative worst case
estimate. Since the organization of the memory is such that 16 consecutive
words are located on a chip, if the chip should fail internally without
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TABLE 7
MODULE RELIABILITY
^-
Module
Tvve
Parts
Count
Reliability
6 -month 12-month 24-month
Logic Unit 190 0 . 9201 0.8467 0.7169
Address Switch 19
I
0.9917 0.9835 0.9673
Memory Unit 215 0 . 9101 0.8283 0.6861
Register 30 0.9869 0.9741 0.9488
D/A Register 26 0.9887 0.9775 0.9555
Command Unit 35 0.9848 0.9698 0.9405
Telemetry Unit 13 0.9943 0 . 9887 0.9775
Timing Generator:
Clock Generator 3 0.9987 0.9974 0.9948
Timing Unit 10 0.9956 0.9913 0.9826
52
TABLE 8
RELIABILITY FIGURES FOR GROUPS
OF INTERCHANGEABLE MODULES
Mission
Tame
Module
Type
No. of
Modules
	
n
itio-'mam No.
of :`odules
Required (MNR)
Probabili.y of
> MNR Survivin
6 months Logic Unit 3 3 0.7791
2 0.9819
1 0.9995
12 months 3 0.6069
2 0.9367
1 0.9964
24 Months 3 0.3684
2 0.8049
1 0.9773
6 months Memory Unit
 6 6 0.5683
4 0.9882
2 0.9999
12 months 6 0.3230
4 0.9328
2 0.9992
24 months 6 0.1043
4 0.7182
2 0.9857
6 months Timing Unit 3 2 0.99994
(part of
12 months Timing Gener- 0.99977
ator Module)
24 months 1 1 1 1	 0.9991
a The assumption that a single device will cause complete failure is used
here, which is undul: , pessimistic.
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affecting others, it would not appreciab;.y affect use of that memory since
2032 of the 2048 words would remain intact and the 16 consecutive bad lo-
cations could be avoided by reprogramming. There is a very small probabil-
itv of more than two or three of the 128 chips failing, and thus there is a
very high probability that sufficient locations will survive to make the
memory usable. Owing to the nature of the memory interconnections, however,
special consideration must be given to failures at the point cf interconnec-
tion which might disable a larger number of locations, and for this reason
the memory will be treated for the worst case situation as serially depen-
dent on each IC in it.
5.3 Reliability of the I/0, Telemetry and Command Interfaces
For modules which are uniquely connected in such a way that they are
not completely interchangeable, a different analysis must he used. This is
true for any modules connected through the address switch modules to the
logic units. Their usability is conditional upon the survival of the spe-
cific switch or switches through which they are connected. Furthermore, it
is assumed that all I/O connections will have parallel, redundant connec-
tions to more than one I/O channel on different registers. The question of
their being operational, therefore, resolves itself as whether or not some
specific device remains in contact with the processor(s) through one or
more of its I/O connections, one or morn of the registers and one or more
of the address switches. The number of possible paths for the successful
functioning of any group of I/O lines must include all workable combinations
of the modules involved. Calculation of the probability of the occurrence
of one or more successful combinations requires that they be reduced to
mutuallv exclusive sample spaces, similar to Boolean mirterms, before their
individual probabilities can be calculated and summed to a probability for
the total sample space representing success. This becomes a difficult mat-
ter involving a very large number of terms. A general approach would be
to calculate the probability of occurrence of all possible combinations of
modules failed and not failed, determine which terms represent success and
which failure, and sum the probabilities of the success terms. This re-
quires evaluating 2N terms, however, where N is the number of modules.
This amounts to 2 38 terms in the present case, which would result in exces-
sive computer running time.
For this reason a Monte Carlo sampling technique was used to evaluate
the reliability of the I/0. In this technique a large number (e.g. - 10,000)
of imaginary missions are flown using random numbers to determine if parts
survived or failed. For each mission the program compares the reliability
figure for each module with a different random number betwaen zero and one
and assigns the module a condition of survival or failure according to
whether its reliability is greater or less than the randc:m number. Thus,
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the frequency of occurrence of each such state of the machine (which modules
have failed and which have not) in the samples is directly related to the
reliability of the modules. Next, each sample state is tested against the
set of equations, given in Table 9, which defines the criteria for success-
ful functioning of the system. A specific set of connections at the I/O
must be postulated here, so it is assumed that the inputs to R1 through R12
are analog comparator connections with the rest of the inputs digital. Each
of the inputs and outputs are assumed connected to the same charnel on two
different registers for redundancy. The criteria consists of 19 equations.
each giving the requirements for continued functioning of a specific set of
I/O lines to the experiments and spacecraft, and two equations giving the
requirements for the command and telemetry interfaces. Loss of either of
the latter functions would mean complete failure, of course, but the fre-
quency of occurrence of states in which a certain number of I/O lines are
inoperative permits giving reliability figures not only for the entire I/O
but also for portions of it. For example, the 24-month reliability of the
entire I/O is 0.9046, but the probability of losing 24 or less lines, and
thus retaining about 92 percent of the 288 lines, is 0.9790. The probabil-
ity of losing 48 or less (retaining about 83 percent) is 0.9900. It should
be noted that these losses proceed in increments of 11, 12, 23, 24, etc.,
because of the assumption that an entire register fails as a whole.
Tables 10, 11, and 12 give the results of such a program run for 10,000
samples. The Kolmogorov Theory may be applied to show that with 99 percent
confidence, the results of cumulative sampling will be within
. ^ i/2
162.76 x N1/2 = 162.76 x (10 ` j	 = 1.63% of full scale
of the theoretical value.
5.4 System Reliability
The series reliability models of Figures 9 through 11 show the reli-
ability treatment of the system as a whole for the three modes of operation
and Figures 12, 13, and 14 show these results in graphic form. The high
order of reliability deriving from the restructurability of the MULTIPAC
system is clearly demonstrated here since the minimal processing mode,
Mode 3, demonstrates a 24-month reliability as high as 0.95, even under the
consistently pessimistic terms of the analysis.
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Number of I/O Channels
Affected Boolean Equation for Success
TABLE 9
CRITERIA FOR SUCCESS OF THE I/O, TELEMETRY,
AND COMMAND INTERFACES
12 analog inputs (DA0)(R0)(SW0) + (DAl)(R6)(SW2)
(DA0)(R1)(SW0) + (DAl)(R7)(SW2)
(DA0)(R2)(SW0) + (DA1)(R7)(SW2)
(DA0)(R3)(SW1) + (DA1)(R9)(SW3)
(DA0)(R4)(SW1) + (DA1)(R10)(SW3)
(DA0)(R5)(SW1) + (DA1)(Rll)(SW3)
11 outputs (R0)(SW0) + (R6)(SW2)
(R1)(SW0) + (R7)(SW2)
(R2)(SW0) + (R8)(SW2)
(R3)(SW1) + (R9)(SW3)
IF	
(R4)(SW1) + (R10)(SW3)
(R5)(SW1) + (Rll)(S:d3)
12 digital inputs
12 digital inputs
plus 11 outputs
Telemetry Interface
Command Interface
(DA0)(SW0+SW1) + (DAl)(S2+SW3)
(R12)(SW4) + (R18)(SW6)
(R13)(SW4) + (R19)(SW6)
(R14)(SW4) + (R20)(SW6)
(R15)(SW5) + (R21)(SW7)
(R16)(SW5) + (R22)(SW7)
(R17)(SW5) + (R23)(SW7)
(TM0)(SW4+SW5) + (TM1)(SW6+Sw7)
(CM0)(SW4+SW5) + (CM1)(SW6+SW7)
Notes:
a. Failed module = 0, Operational Module = 1
b. Arithmetic operators are used in the normal boolean sense.
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TABLE 10
MONTE CARLO RELIABILITY OF I/0, TELEMETRY,
AND COMMAND INTERFACES (6 MONTHS)
Total Missions = 10,000
Total I/O Channels = 288
Number of
I/O Channels Times Cumulative Percentage of I/OforLost Occurred Reliability Channels Surviving
0 9932 0.9932 + 0.0163 100.0
12 19 0.9951 + 0.0163 95.8 or more
23 41 0.9992 + 0.0163 92.0 or more
36 3 0.9995 + 0.0163 87.5 or more
69 4 0.9999 + 0.0163 76.0 or more
Failure of
Telemetry	 1
or Command	 10,000
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TABLE 11
MONTE CARLO RELIABILITY OF I/0, TELEMETRY,
AND COMMAND INTERFACES (12 MONTHS)
Total Missions = 10,000
Total I/O Channels = 288
Number of
I/O Channels Times Cumulative Percentage of I/O
Lost Occurred Reliability for	 Channels Surviving
0 9766 C.9766 + 0.0163 100.0
12 51 0.9617 + 0.0163 95.8 or more
23 143 0.9960 + 0.0165 92.0 or more
24 3 0.9963 + 0.0163 91.7 or more
35 3 0.9966 + 0.0163 87.8 or more
36 9 0.9975 + 0. (; ?,63 87.5 or more
46 1 0.9976 + 0.0163' 84.0 or more
47 1 0.9977 + 0.0163 83.7 or more
48 2 0.9979 + 0.0163 83.3 or more
69 8 0.9887 + 0.0163 76.0 or more
82 1 0.9988 + 0.0163 71.5 or more
84 4 0.9992 + 0.0163 70.8 or more
92 1 0.9993 + 0.0163 68.0 or more
Failure of
Telemetry
or Command	 7
10,000
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TABLE 12
MONTE CARLO RELIABILITY OF 1/0, TELEMETRY,
AND COMMAND INTERFACES (24 MONTHS)
Total Missions = 10,000
Total 1/0 Channels = 288
•	 Number of
I/O Channels Times Cumulative for	 Percentage of I/O
Lost Occurred Reliability Channels Surviving
0 9046 0.9046 + 0.0163 100.0
12 189 0.9235 + 0.0163 95.8 or more
23 533 0.9768 + 0.0163 92.0 or more
24 22 0.9790 + 0.0163 91.7 or more
35 13 0.9803 + 0.0163 87.8 or more
36 39 0.9842 + 0.0163 87.5 or more
46 36 0.9878 + 0.0163 84.0 or more
47 11 0.9889 + 0.0163 83.7 -r more
48 11 0.9900 + 0.0163 83.' or more
58 1 0.9901 7 0.0163 79.8 or more
59 1 0.9902 + 0.0163 79.5 or more
69 42 0.9944 + 0.6163 76.0 or more
70 1 0.9945 + 0.0163 75.7 ^r more
81 1 0.9946 + 0.0163 71.9 or more
82 1 0.9947 + 0.0163 71.5 or more
84 18 0.9965 + 0.0163 70.8 or more
92 2 0.9967 + 0.0163 68.0 or more
Failure of
Telemetry
or Command 3310,000
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6.0 PROGRAMMING
Several pieces of the required operating system have been coded (see
Tables 13, 14 and 15) in order to achieve three goals: (1) get an idea of
the timing involved, (2) discover difficulties in programming imposed by
the design, and (3) develop useful techniques for circumventing various
design limitations.
The results in this section point out a number of improvements for a
future design which will be incorporated in the LSI (large-scale integrated
circuit) version of MULTIPAC. These recommendations are discussed in
Section 8.
For the purposes of this discussion, the memory was assumed to have a
16-microsecond cycle time. (See paragraph 4.6.)
6.1 Timing
The routines chosen represent the most important and most time con-
suming of the primary tasks of the CDS. Additional time must be allotted
for the executive routine and the remaining tasks. The results for these
tasks are summarized here.
Time Equation
n= 5 bits
n= 8 bits
n=12 bits
A/D Conversion
( µsec)
128n+96
736
1120
1632
Input
(ii-sec)
48n - 1680
]920
2064
2256
Telemetry Buffering
( µsec)
256n + 496
1776
2554
3792
If the above tasks of A/D conversion, input, and telemetry buffering
are the only tasks desired, then the basic time, not including intercon-
necting overhead for each device, for an average 8 bits per device would
be approximately 8 msec/dev (assuming 500 used in interconnection over-
head). At 6 msec/dev, 160 devices per second is saturation. That results
in 1280 bits/second to the telemetry. To gain more speed, the process
would have to be divided over several logic units. The rate can be at
most doubled since over 40 percent of the time is soaked up in the telem-
etry buffering. Buffering time could be cut to a small overhead by simply
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TtBIE 13
A/D CONVERSION ROUTINE
k = mask for device in reg. R4
b = base reg. setting for register R1, R2, R3, R4
SBR	 b,b	 ; Set bases.
COP	 MD1,R2
k	 ; Get device mark.
COP	 MD1,R3
0200	 Initialize single bit mask.
XOR	 R1,R1	 Set R1 = 0
AD1:	 IOR	 R3,R1	
; Add to sum.
SHR	 R3,R3	 ; Shift bit mask and wait for comparator.
CIO	 R1,R4	 ; Read in comparator.
TWM	 R2,R4	 ; Extract Result.
CWM	 R3,R4	 ; Replace result in sum.
TST	 R2,11	 ; Test for done. (R2 = 1?)
JCN	 MD1,MA1	 ; Continue.
AD1
	
; Done, R1 = sum.
Timing:	 overhead = 6 cycles = 96 µsec
loop = 8n cycles, = 8m µsec, where n = number of converted bits.
variable significance timing = 6 + 8n cycles
= 96 + 128n µsec
n = 5	 t = 736 µsec
n = 8	 t = 1120 µsec
n = 12	 t = 1632 µsec
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TABLE 14
INPUTTING ROUTINE
R,MA2 R contains device numbers.
MD1,MA2 Start-up, find right prog. block
MD2,MA1 Jump to proper subroutine
R,MA2 Save dev. no. in MA2.
Routines are broken up by reg contain-
ing dev input line.
B,B B = base for R1, R2, R3, R4, = dev reg
Mdl,MA2
MD2 , MA2
MASK
MD2,R3 R3/no. bits to read in
R1,R1 R1/0
R3,R4 R3 has 0 in sign bit so input is done.
R2,R4 Extract response.
R1 Shift bit into cur. word.
R3
R3,1
MD1,MA1 Check if done.
R1,4
R1
MD1,R3 ; Done but word is left adj. in R1.
MD2,R3 ; R3/no. places to shift right
R3,15 ; 0_<
MD1,MA1 ; Get out if right adj.
Rl,l
R3
MD1,MA1
R1,MA2 ; Transmit result in MA2.
MD1,MA1
READ
	
COP
ADD
DEVINP
JMP
COP
DEVN:
	 SBR
ADD
MASK
COP
NBITS -
COP
XOR
DEVN 1: CIO
TWM
SRT
DCR
TST
JCN
DEVN1
TST
SRT
COP
12
SBR
DEVN 2:	 TST
JCN
DEVNX
CYC
DCR
JMP
DEVN2
DEVNX: COP
JMP
REAM
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TABLE 14.-- Continued
INPUTTING ROUTINE
Timing:
overhead = 21 cycles
read loop = 10*n cycles ; n = no. bits to read
adj. loop = 7*( 20n) cycles; n < 12
Total Time =	 21 + lOn + 84 cycles
105 + 3n cycles
1680 + 48n µsec
n = 5	 t = 1920 µsec
n = 8	 t = 2064 µsec
n = 12	 t = 2256 µsec
Range:	 1748 < t < 2256
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TABLE 15
OUTPUTTING ROUTINE
; telemetry buffer, 11 bits + parity
; Rl/word, R2/no. bits
TYO:	 COP MD1,MA2
CPAR
COP MD2,R4 ; Cur. parity
COP MD1,MA2
BCNT
COP MD2,R3 ; Bit count for cur. word
COP MD1,MA2
OBUFI ; OBUFI/index into TBUF for cur. word.
COP MD2,MA2
ADD MD1,MA2
TBUF
TY0l:	 SHR R1,MD2 ; Shift next bit in.
XOR MD1,R4 ; Sign of R4/parity.
DCR R3
TST R3,14 < 0
JCN M 1, MA 1
TY02
TST R4,4 ; Word full (even parity, x=5=odd parity)
SRT MD2 ; Shift parity bit into word.
TST ,7
SRT MD2 Put 1 in sign for telemetry.
TY03:
	
COP MD1,MA2
TYOBS
COP MD2,R4
SUB MD1,R4
TBUF L
TST R4,5 ; 0
JCN MD1,MA1
TY03 ; Wait for word to be outputted.
COP MD1,R3 ; Set new bit count.
COP MD1,MA2 ; DCR OBUFI
OBUFI
DCR MD2
TST R4,4 ; < 0
JCN MD1,MA1
.+3
COP MD1,MA2 ; Wraparound
TBUFL-1
COP MD2,R4
ADD MD1,R4
TBUF ; Save new word ptr.
64	 COP MD1,MA2 ; Only now can TYOBS be inc.
TABIZ 15.-- Continued
OUTPUTTING ROUTINE
TY03:	 TYOBS
INC	 MD2
COP	 R4,MA2
XOR	 R4,R4	 ; Parity = 0.
TY02:
	
DCR	 R2
TST	 R2,14	 ; > 0
JCN	 MD1,MA1
TY01
COP	 MD1,MA2
CPAR
COP	 R4,MD2	 ; Save cur. parity.
COP	 MD1,MA2
BCNT
COP	 R3,MD2	 ; Save cur. bit count.
Time:	 overhead	 = 17 cycles
basic loop	 = 16n cycles, n = no. bits to shift in
overflow loop = 28 cycles
If overflow happens, every other call then.
Total Time = 17 + 14 + 16h cycles
= 31 + 16n cycles
or t = 496 + 256n µsec
n = 5	 t = 1776 µsec
n = 8	 t = 2544 µsec
but n = 12	 t = 3792 µsec because overflow is guaranteed.
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buffering one byte/word. However, this necessarily requires very large
amounts of memory for buffering in order to avoid the overflow condition.
In addition, the telemetry would be interrupting much more frequently
because of the small bytes going out. This further degrades the effective
speed of the lugic unit being interrupted.
The CDS will be configured to operate three processors simultaneously.
A logic unit, two memories and 1 to 4 registers will be configured to form
a processor. There must be some form of communication among these pro-
cessors for various reasons. The most obvious is, of course, communicating
data. This could be done by a system consisting of a memory and a flag
register which tells whether the memory is busy. Better and faster would
be the ability of one processor to halt another long enough to transfer
data into the other's data memory (or even the program memory). The latter
is not possible and the former system is quite complicated if it is to be
unambiguous. The system chosen is to use a bit in one of the processor's
registers as a flag and tie this bit through the register in/out system to
a register of another processor.
However, the worst problem due to simultaneous processing is the
register (or base register setting) use conflict. The fact that I/O lines
are tied to general purpose registers means that great care must be taken
to separate the address space of the various processors. The input and
output processors, of course, use a wide range of registers on a cyclical
basis. The exact extent of the conflict can only be determined through an
extensive programming effort.
6.2 Multiplication
Multiplication can be accomplished in reasonable time by implementing
a 6-bit multiplier subroutine. This routine uses one operand as an index
to jump indirectly through a table of addresses into a sequence of shifts
and adds. This technique results in a multiply t_me of approximately
500 µsec. (To handle cases where the product is longer than twelve bits
takes very much longer by a factor of three or four). Multiplying two
12-bit numbers together would require several milliseconds at least. The
6-bit multiplier routine is illustrated below. The initial four instruc-
tions jump through a table, MTAB (not shown), to one at 64 locations given
by M000000 through M111111, where the 6-bit number following the M consists
of the multiplier digits. The 44 of the 64 entries not shown are derived
in a like manner.
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; RL/multiplicand
; R2/multiplier, assumed to be 6-bits or less
R3/result
COP R2,MA2
ADD MD1,MA2 ; get jump address from MTAB
MTAB
JMP MD2,MA1 ; jump to proper multiplier
XOR R3, R3 ; R3=0
M111111: ADD R1,R3
M111110: SHL R1
M011111: ADD R1,R3
M011110: SHL R1
M001111: ADD R1,R3
M001110: SHL R1
M000111: ADD R1,R3
M000110: SHL R1
MO00011: ADD R1,R3
M000010: SHL R1
MO00001: ADD R1,R3
M000000: JMP MD1,MA1
EXIT
Mi0111l: ADD R1,R3
M101110: SHL R1
MOIO111: ADD R1,R3
M010110: SHL R1
M001011: ADD R1,R3
M001010: SHL R1
M000101: ADD R1,R3
M600100: SHL R1
JMP MD1,MA1
M000010
etc.
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6.3 Subroutine Call
Transmission of arguments to subroutines may be accomplished in
several ways, depending primarily on the number to be sent. For one argu-
ment, the best way seems to be in the data memory MA register because this
is independent of base register settings. For two to five arguments, the
registers available at a fixed base register setting plus the MA should be
used. After that point, arguments have to be stored away in memory. The
largest problem of subroutine calling resides in the use of base registers.
In general, a subroutine wants to use a fixed base register setting for
both operands (i.e., B1 and B2) while it may be called from various places
where different base register settings are in effect. The interfacing
between processors which desire to use different sets of registers will
prove to be painful and time consuming.
Subroutine calls are fairly easy for single level calls. One simply
transmits the return address as an argument which is stored away in some
appropriate place in the data memory by the subroutine. Recursive functions
are certainly possible to implement but quickly become infeasible as the
number of parameters grows. This is due primarily to the very cumbersome
mechanism for indexing into tables (or lists).
6.4 Program Modification
Program modification can be done by remoting the action through a
function residing in data memory. Briefly, the technique is to place the
address of the instruction to be modified and the new instruction word in
two registers and then switch the program stream to a program residing in
data memory. The program in data memory saves the main program MA, loads
the address argument into the main program MA, writes the word containing
the instruction into the program MD, restores the old value of the program
MA, and switches the logic unit back to the program memory. It thus wastes
a lot of time in modifying a program and, in general, it makes more sense
to keep program parameters in data memory as flags or switches (variable
i,mp).
6.5 Addressable Registers
The largest single bind in efficient programming is due to lack of
addressable registers. Nearly all routines use their registers in both
fields of the instructions. This means that both base registers rus` be
the same for the sake of time. However, this artificially limits the
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number of available registers to four. This can be alleviated partially
in some cases by using the data MA as a general purpose register. One
useful technique evolves naturally and easily. If a routine wants to
continually update a word in data memory but still have it available for
computation, the MA is set to the appropriate address and all references
to the variable become references to the MD register. This is used in the
telemetry buffering routine to great advantage.
6.6 Ground Software
Ground-based software must emphasize the ability to diagnose and
reprogram in the shortest possible time. This primarily implies a large
collection of preassembled routines using all the combinations of available
hardware. This is, of course, impractical. What really is needed is:
1) a diagnostic generator which uses failure history to reduce its output,
and 2) various organizations determined by sets of available units of the
running software which are abstract in the actual units utilized. This
latter means assuming some subset of units being available and writing the
most efficient code for the situation. Parameters to each such encoding
would be the actual unit numbers (switch addresses). This ability implies
an assembler of only moderate complexity with relatively simple macro
features.
No time should be waste on any kind of compiler. Code simply must
be as efficient as possible, which means only machine language coding.
A computer must be available at all times for reassembling programs.
Some on-board problems, such as failures, will be solved only by having
a programmer generate more code in real time. If possible, the computer
should take care of transmission to the on-board system. Extremely de-
sirable would be a diagnostic generator (as above) which checks out the
system automatically when needed. There is probably no need of human
analysis most of the time. This is more true of diagnostics than repro-
gramming.
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7.0 REPROGRAMMING AROUND FAILURES
The reliability of the MULTIPAC system is achieved through its ability
to reprogram around failures. This section describes some of the techni-
ques used to accomplish this reprogramming.
It does not seem feasible at this time to fly enough memory to perform
all the diagnostics and automatic reprogramming. A more realistic approach
is to diagnose the error through the command and telemetry links; to re-
assemble the program on a ground-based computer; and then transmit the new
program to the spacecraft. In general, it will not be necessary to repro-
gram all of the memory.
A typical system will have three logic units and enough memories to
have three complete processors operating simultaneously. A processor is
defined here to mean enough programmable units to program one or more of
the CDS tasks. The most likely division of work into these three processors
will be: one responsible for inputting and outputting data; another respon-
sible for telemetry buffering; and the third responsible for data reduction
processing.
The discussion will be divided into failures of various units (e.g.,
registers, logic units, etc.).
7.1 Complete Failure of a Register
Most failures in a register will cause complete register failure. Data
is moved in and out of the register serially. A failure in a flip-flop,
input gating or output gating will cause all bits of the word to fail.
The major consequence of a register failure is the loss of the 12 input
lines and 11 output lines. If these lines are not redundantly connected to
another register, then this represents a permanent loss of data. In general,
it is expected that enough registers exist so that science lines can be
redundantly connected to two registers. Thus, the loss of a single regist:^r
will not cause the loss of any science data.
In the case of those lines connected redundantly to another register,
the I/O table in the 1/0 processor are simply changed to reflect the alter-
nate register for the connection of the devices concerned. This programming,
task could be included in the I/O processing routines so that onl y a simple
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command to update these tables is necessary. However, since it takes very
little time to update the tables directly from the command link, this
latter approach is preferable in order to keep the CDS programs as simple
as possible.
The more serious aspect of a loss of register is the reduction of
available registers for a particular base register setting in the logic
unit. The necessity to introduce base register switching in some of the
tight programming loops will cause a very significant increase in running
time for many processes. A second register failure is no worse than a
single register failure, since the overhead in switching registers will be
roughly the same as with the loss of one register. For example, if a pro-
cess uses four registers efficiently, one register failure will introduce
base register switching. This base register switch now gives the process
a pool of seven registers. Thus, if two registers fail, the same base
register switching will give the process six registers, which is still more
than the four registers it initially needed. When the number of register
failures has reached the point that two base register settings will not
supply enough registers, then the prccess task should probably be dropped
or the entire system structure should be reorganized. Extra program switch-
ing to three base register settings will sometimes preclude reasonable run-
ning times for the process.
FrequenLly, there exists a reprogramming solution to acccmplish a pro-
cess without relying so heavily upon available registers. Keeping process
parameters in registers is usually the most efficient in time. Most often
a loop which keeps constants in registers can be reoriented to retrieve
from program (not data) memory each time they are needed and the result is
faster than attempting to keep the constants in a register of a different
base setting.
In our recommendations for future implementation of MULTIPAC, we recom-
mend the elimination of base registers. The above problea associated with
base register switching will then disappear. In this case register failures
will generally only reduce the interface of =he spacecraft as explained
above and will not significantly change processing speed until a large
number have failed.
7.2 Complete Failure of a Logic Unit
Any failure of a logic unit is likely to cause associative failure (due
to failed logic), and some diagnostics should be attempted on a logic unit to
determine to what use, if any, this unit can be assigned. In this discussion
we will consider only the complete failure of the logic unit.
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The failure of a single logic unit out of the three will primarily
affect throug;Tut. Two logic units should be able to supply more than the
minimum requi.cd processing load of the central data system. It is the
extra tasks, such as data reduction, which will be affected. Since initially
all logic units will be working, it is reasonable to assume that as many
data reduction tasks as possible will be added to the CDS program require-
ments to use up the MULTIPAC processing capability. In the event of a
logic unit failure, a cut-back would then be made in the amount of data
reduction, particularly at high telemetry rates. At low telemetry rates it
is likely that no degradation in performance will occur.
7.3 Memory Failures
There are very few single failures in a memory which will cause a
complete memory failure. However, multiple failures, particularly three or
more, will :end to make it very difficult to use the memory. For example,
programming around loss of every other word and one of the middle bits in
every word may be more trouble than it is worth. In this case one would
consider the memory totally failed. Complete failures and some of the more
likely partial failures will be discussed in following paragraphs.
7.3.1 Complete failure.-- If more than six memory units are initially
available, there will be very little overall affect, except for those data
reduction algorithms which need large data stores. The computer on the
ground will have to go over all programs which reference this memory and
reallocate the storage If this memory contains programs, these programs
will now have to be recd into another memory and the program selection
switch changed.
If the failure brings she total number of memories below two per logic
unit, then it will not be possible to run three independent processors.
The present organization of MULTIPAC requires a program memory and a data
memory for each processor since it is difficult, if not impossible, to have
data and programs in the same memory. This is further discussed in our
recommendations for future implementation of MULTIPAC.
Enough memory failures will have to occur to bring the CDS below four
operating memories before memory failures will prevent operating two pro-
cessors simultaneously. However, once the system is reduced to four working
memories, the amount of data reduction processing capability will be seri-
ously limited since most of these algorithms tend to use large amounts of
memory space.
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7.3.2 Partial failures.--
7.3.2.1 Loss of the automatically incrementing address register:--
Any failure in the incrementing logic which prevents the automatic stepping
through memory should preclude the use of this memory as a program memory.
It would be much better to use this memory as a data memory than to try to
program around the incrementing logic if it increments but not properly.
7.3.2.2 Complete loss of the memory address register:-- If this
address register is completely failed, then the memory unit is completely
failed. The memory data register can be used as a universal register.
7.3.2.3 Complete loss of memory data register:-- This is the same
effect as loss of memory address register. The MA register can be used
as a universal register.
7.3.2.4 Partial loss of addressable words:-- This can occur due to
bits of the memory address register failing or an x or y decoder failing.
If conveniently addressable segments remain, such as halves or fourths of
memory, then the unit really behaves as a smaller memory. If the useful
words are scattered throughout memory, then the memory can only be used as
random temporary storage or for constants. In this latter case, its effect
is very similar to the complete memory failures described above except that
we can use the MA and the MD as universal registers.
7.3.2.5. Loss of a bit:-- The memory cannot be used for programs since
there is no way to mask the effect. The use as data memory is limited,
especially if the failure is intermittent or in the low order bits.
If the failure is in one of the high order bits, the unit could be
used to store small data with some extra programming to mask off this bit.
If the bit fails to a zero, only mask negative numbers are needed and vice
versa for a failure to a one. If the failure is in the low order bits,
it is necessary to shift the data word on every access to memory, which
probably precludes widespread use.
7.3.2.6 Loss of a single word:-- This is a trivial problem for either
program or data storage and can be easibly taken care of by the assembler
in the ground-based computer.
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7.4 REPROGRAMMING METHODS
Reprogramming may be accomplished from the ground by simply sending
up a new section of code. Given any failure, the next most efficient pro-
gram usually involves a complete reorganization. This entails approxi-
mately 1000 words being sent up. At 10 bits per second, this requires
less than one-half hour to transmit. Total reprogramming (6000 words)
would take only 3 hours to accomplish. On the other hand, reprogramming
from within simply cannot cope with this kind of reorganization. Specif-
ically, any reprogramming requires changing code, hence a reassembly.
A relabeling process is not possible, primarily due to the use of
base registers. Again we see another reason for eliminating base registers
from this design. In addition, any failure other than a register will
require a total reorganization of some routine in order to prevent ineffi-
ciency of running time and memory storage utilization. There seems to be
no real use for reprogramming which can be accomplished on-board so that
the command link transmission speed is the factor which determines the
amount of reprogramming done in a given time.
A very critical area is the problem of determining "what" has failed
whenever it becomes apparent that "something" has failed. A great deal
of the failure detection is going to occur on the ground. It does not
seem practical to put sophisticated detection programs on-board, since
these generally take a great amount of running time and memroy. During
the period when the spacecraft is not transmitting to ground, a reasonable
amount of failure detecting can be run, but this does not detect failures
that occur during the transmission period.
There seems to be no useful diagnostics which could be run on-board,
since these are far moia complex than failure detection. Consequently,
the discussion in this section is concerned with how to diagnose from the
ground once the failure is apparent on the ground. In most cases all
activity will have to be stopped and all modules cleared so they will not
conflict with the diagnosing process.
7.4.1 Diagnostic tests.-- These diagnostics should not be very exten-
sive. Rather, they should be a short sequence of tests which are optimal
for the length of the sequence. The main purpose of these diagnostics is
to quickly get some confidence in most of the units which are not defi-
nitely known to be bad. If these tests fail to reveal trouble, then, some
more extensive tests may be run. There is a reasonable chance that the
bootstrap and register tests could be included in every memory unit. The
remaining tests will probably be too large. However, they might be stored
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on a tape. The time estimates involve transmitting everything from the
ground, but tape could be used for such things. It is encouraging that even
the worst case of numerous duplicate transmissions from the ground is not
exorbitant in time. As units fail, the search is reduced because the unit
no longer has to be considered. Looking at the problem in this light, it
seems clear that the bootstrap test can always be done in quite reasonable
time unless a large i_- ,nber of failures occur at once.
7.4.1.1 The bootstrap:-- The simplest possible program which generates
feedback is necessary. This would probably consist of a sequence of words
being sent back via telemetry, for example,
TEST	 COP	 MD 1, TELI
WORD1
TST	 TEL1, 11
JCN	 MD 1, MA 
. - 2
COP	 MD1, TEL1
WORD2
JMP	 MD 1, MA 
TEST
where the code is repeated for each word to be sent back. This program
uses one memory, one logic unit and one telemetry register. If the desired
sequence comes back some specified number of times, then a basic processor
has been located. Otherwise, the program must be reassembled and retrans-
mitted using some other combination of the three units. This can be done
in an optimal manner with some analysis.
7.4.1.2 Register test:-- The next step is check out all registers. A
basic processor exists but cannot be very useful unless a reasonable number
of registers are alive. In addition, checking registers is at least logi-
cally simple. The program would be very similar to that above except that
the words to be transmitted would be first copied into a register, then in-
to the telemetry. This is a very basic test and can test all registers at
once (i.e., with one simple program).
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7.4.1.3 Creating a full processor:-- The next two steps are to per-
form an instruction test for all the modules used up to now and then to
search for a good data memory. A full processor needs two memories, a
logic unit, and one to four registers. The search for a good data memory
can be performed on-board, since we have already determined through the
instruction test that the selected modules work properly. This program
should interact often with the ground so that unforeseen problems may be
detected. At this time it will be more efficient to test all memories
rather than just to look for a good one.
7.4.1.4 Test of remaining logic units:-- When the above is completed,
the system is known to have at least one full processor plus a number of
available memories and registers. The next test should be the complete
checkout of the other logic units. This can be done completely on-board
by the good processor monitoring the output of a standard program residing
in a good memory. As soon as one unit checks out, it is turned off and the
other unit is set to execute from the same test program (same memory unit).
7.4.1.5 I/O test:-- The final test is to check out all the I/O devices
and generate a device number-to-register map for use by the I/O programs.
Absolutely failed units should be reported to ground, although reprogramming
would not usually be required. The other telemetry unit should be tested
at this time if not tested previously.
7.4.2 Timing.-- Overall time for a complete set of diagnostics where
everything is transmitted from the ground is on the order of 1-2 hours.
This assumes an unlikely 2000 words of transmission and one hour of analysis.
Running diagnostics from as on-board tape unit might appreciably reduce this
time by reducing transmission time and allowing more lengthy self-checking
routines to be run. Thus, it looks like the bad failure situation might
take two hours of diagnosis and three hours of reprogramming. If very defin-
itive diagnostics are desired, then the time increases, simply because they
must be run for long periods of time. It is clear that intermittent failures
will cause either long periods of diagnosis or living with intermittently bad
data.
8.0 CONCLUSIONS AND RECOMMENDATIONS FOR FUTURE IMPLEMENTATION
The MULTIPAC system will provide a small and low-powered spacecraft
central processor with exceptional long-term survivability through grace-
ful degradation of its processing capacity. Its feasibility has been
established by a detailed logical design, using off-the-shelf integrated
circuits, which provides a reasonably accurate estimate of the character-
istics of the LSI model and a definite baseline for its design.
8.1 Conclusions
The conclusions which may be drawn from the MULTIPAC integrated cir-
cuit design are described in the following paragraphs.
8.1.1 Speed and power.-- It has proven feasible to design a machine
based on the MULTIPAC concepts of restructurability and to keep within the
maximum power budget of 20 watts utilizing standard off-the-shelf integrated
circuits. The resultant machines is not as fast as was originally envi-
sioned, however, since the amount of switching between modules and the
relatively low speed of the low-powered circuits lead to long propagation
delays in the Ferial data-flow paths. The basic serial clock rate at which
such a machine could be operated is on the order of 1.0 MHz, resulting in
a 16-microsecond instruction time. If similar bipolar circuits are used
on the LSI chip, both speed and power should remain of the same order of
magnitude in LSI implementation. Some gains can be expected owing to less
wiring capacitance on the chip and the more accurate tailoring of circuits
to meet but not exceed their drive requirements, but the degree of such
improvement is difficult to predict without detailed investigation.
8.1.2 Weight and volume.-- The projected weight and vclume of the IC
packaging is well within the design goals, and the LSI version should, of
course, exceed this by an order of magnitude.
8.1.3 Reliability.-- The survivability through reconfiguration
principle has proved practical in design and does enable the MULTIPAC
system to realize a high proability of survival as a functioning, though
degraded, system over missions as long as two years. Probability of the
system surviving with full capacity for two years is about 0.04, and the
probability for the survival of two of the three initial processors is
about 0.57, but the probability that a minimal functional processor can
still be configured after two years is quite high, about 0.95.
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8.1.4 Programming.-- Cursory programming estimates indicate that the
proposed system of three processors can handle the processing load envi-
sioned by the preceding study with some excess capacity. In de-raded modes
of operation caused by restructuring around failures, reduction of the
maximum telemetry rate of 4096 bps will almost certainly be necessary.
Further programming studies are necessary, however, to determine accurately
the capacity of the system in different modes of operation.
8.2 Recommended Changes
Design and programming studies of the IC version of MULTIPAC has sug-
gested improvements of an architectural nature that were too far reaching
to introduce into the design once significant portions of it had been done
in detail. Changes of this nature which are considered desirable in LSI
mode]. are described below.
8.2.1 Use of macroinstructions.-- MULTIPAC evolved from a processor in
which each microinstruction was dealt with separately and was independent,
so far as the hardware was concerned, from those preceding it and following
it. Thus, its individual treatment by the instruction register had to be
coded into it, and sequences of microinstructions were solely a matter of
programming. As a more specialized system evolved, however, sequences of
instructions had to be anticipated in the jump and interrupt hardware.
This specialization could be extended to realize further efficiencies by
recognizing other similar sequences of microinstructions, or macroinstruc-
tions, in the hardware. A number of these are listed in Table 16 as they
will be implemented if all recommendations made herein are carried out.
8.2.1.1 Memory addressing:-- First among these would be multiple
word instructions containing memory addresses. The sequencing hardware
need only recognize these addresses and prevent their being treated as
instructions. This would eliminate any need for the thirteenth bit of the
present machine word.
8.2.1.1 Use of the program memory for data storage:-- It would be
useful to be able to use the same memory for instructions and data, thus
permitting more flexibility in the modes of MULTIPAC operation, including a
single memory mode with a higher probability of survival than any presently
workable configuration. This could be accomplished through macroinstruc-
tions if a program counter (PC) separate from the memory address register
were incorporated. It should increment its own contents, delivering the
result back to itself and at the same time transferring it to the memory
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address register. Jump instructions would require a control signal to
alter the PC as well as the MA. Other addressing of the MA would override
the input from the PC to the MA but would not affect the actual PC contents.
8.2.1.3 Interrupt:-- The mechanism of interrupting is cumbersome and
needs improvement. This could be accomplished through a macroinstruction
type sequence in which the input signal to the PC and MA would be forced
to zero and a hard-wired control signal would cause the MD to copy the
contents of the MA. This would initiate a normal write cycle to write the
return address into location zero, and the PC would continue incrementing
to location one where the first instruction of the interrupt subroutine
would be located. Since macroinstructions cannot, in general, be inter-
rupted in the middle, all such sequence counters should inhibit interrupt,
and a€ soon as interrupt is allowed to take effect, the execution of any
further instructions must be inhibited in order that no further macroin-
structions are allowed to begin. The next instruction which the interrupt
sequence counter should allow to reach the instruction register would be
the first instruction of the interrupt subroutine. As in the present
design, the return address stored would be too high because of the instruc-
tions which must be inhibited from execution. A correction of minus two
would have to be made to the address before the return jump could be
executed. Note that this method depends on being able to read data from
the program memory, a change already suggested in the previous paragraph,
since the return address is stored as data in location zero of the program
memory.
8.2.1.4 Incorporation of a separate control module:-- The notion of
macroinstruction control operating by shipping only microinstructions into
the instruction register or inhibiting their transfer leads to a further
possible partitioning of the logic unit itself. The latter is the largest
module (excluding the special case of memory) and thus the one whose sub-
division would result in the greatest increase in system reliability. Since
there would be a minimal interface between the macroinstruction control
hardware (including the interrupt control, the program selection switch,
and the new program counter) and the rest of the logic unit, it is recom-
mended that it be a separate module. One control unit, one logic unit, one
or more memories, and several or more registers would thus function as a
processor. The control unit would have an addressable register containing
two fields specifying which program memory and which logic unit it would
unite. This is actually a reversion to the original MULTIPAC concept in
which a second logic unit performed this program transfer function.
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The control unit should also have its own instruction register which
would copy each instruction from the program memory at the same time it is
being transferred to the logic unit instruction register. The control
unit would thus independently decode those microinstructions which cue
macroinstruction sequences and would itself then execute the macrosequences.
These would be limited to transferring microinstructions from the program
memory into the LIR or inhibiting such transfers, and to inhibiting the
incrementing and transfer of the program counter. The control unit should
also decode and execute those microinstructions acting entirely within it,
such as loading the memory logic unit selection register and the interrupt
masking register. The logic unit, on the other hand, would act only to
execute individual microinstructions, as in the original MULTIPAC concept.
8.2.2 Elimination of base registers and two-level switching.-- The
present address switching system has two distinct drawbacks which argue
against its incorporation as is in the final LSI design. First, the two
series bussing systems contribute toward limiting the operating speed of
the machine since they are both necessarily composed of relatively slow
circuits and lie in series with one another in the critical propagation
path which limits the machine clock rate. Secondly, the use of base
registers has proved undesirable from a programming point of view since
there are not sufficient scratch storage registers available for program-
ming without changing the base registers, and the latter operation costs
heavily in the programming overhead.
8.2.2.1 Use of single address instructions:-- It is, therefore,
desirable to increase the address fields from four to six bits in order
to address all devices directly. The present machine requires 40 addresses,
and the inclusion of three control modules would raise it to 43. Six-bit
fields would provide an expansion capability of 21 addresses, a feature
which is highly desirable in the system. Additionally, the use of macro-
instructions suggested above would require at least five or six bits in
the operation code field. It is therefore apparent that, if three fields
are retained in the instruction, the machine word would have to be length-
ened to 18 bits as follows:
OPC	 I	 B	 I	 A
6 bits	 6 bits	 6 bits
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The above, of course, increases the power requirements and the in-
struction execution time by approximately 50 percent. The machine word
could be reduced again to 12 bits, however, by reducing the number of
address fields to one. The reason for the two-address instruction, if
traced back, lies largely with the earlier use of one logic unit to trans-
fer instructions into another logic unit. Normal data operations could
function with only one address field if the logic unit contained two accu-
mulators and a 1-bit field in the instruction referencing one or the other.
The reason is found when one considers indexed or indirect addressing.
These operations require a temporary storage and addition facility in the
logic unit whose use will not destroy the contents of the regular accu-
mulator, i.e., a second accumulator. A 1-bit field in the instruction
word would specify the accumulator to be used:
Operation	 Accumulator
Code	 Number	 Address
5 bits	 1 bit	 6 bits
8.2.3 System operation with recommended changes.-- Table 16 des-
cribes the operation of the MULTIPAC system if the changes suggested above
were to be incorporated, i.e., it shows the use of single argument micro-
instructions to accomplish eight standard macroinstruction type operations.
Execution time is on the whole faster than for a two-argument, 18-bit
machine, especially for individual macroinstructions, which run faster by
a factor of 2/3 owing to the shorter word length. The macroinstructions
also run somewhat faster since there are never as many as 50 percent more
microinstructions required. Relative execution times for a 12-bit machine
compared to an 18-bit machine are given below. (This comparison ignores
any extra overhead bits which may be required to accomplish machine trans-
fers.)
Number Number Relative
of of Execution
12-Bit 18-Bit Time of
Machine Machine 12-Bit
Cycles Cycles Machine
(1)	 Single microinstruction 1 1 2/3
(2)	 Copy from Data Memory 3 3 2/3
(3)	 Copy Indexed from Data Memory 4 3 8/9
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Number Number Relative
of of Execution
12-Bit 18-Bit Time of
Machine Machine 12-Bit
Cycles Cycles Machine
(4)	 Copy Indirect from Data Memory 6 5 4/5
(5)	 Copy Indirect and Indexed 7 6 7/9
from Data Memory
(6)	 Copy from Program Memory 4 4 2/3
(7)	 Write in Program Memory 6 6 213
(8)	 Jump 3 3 2/3
(9)	 Interrupt 4 4 2/3
The specific macroinstructions listed in Table 16 may be changed or
added to, or course. However, each requires a separate operation code
and, to some extent, separate hardware in the control unit for its execu-
tion. Their number, therefore, should be limited. An attempt was made
to modularize the macroinstructions using common sequences, but about half
of those listed still required unique sequences and modularizing a se-
quence necessarily removed the interrupt protection over the whole. It
is, therefore, recommended that the microinstruction order code contain
a unique sensing instruction for each macrosequence as has been done here.
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TABLE 16
LIST OF MACROINSTRUCTIONS
Macroinstruction
Function
M
O
w0
.
uC 4
NV
u
5
<e^
S
wo
a
,"
y
v
Contents
of MD1
tCont
of LIR
q
O^
4
a
4
u
.
c
^ w
u e
P.
C.	 4
[:
m"
M M
uupl W
p Od
M M M
ua+Qr. w u
~ C ^
u a 0
PF4
b bL
°	 a
u
M
Md
u
c
~
u
P
t
cp
1M.
o
c.
(1) ADDRESS 0 0
DATA 1 1 (0) = ADMa,-,MA2
MEMORY (ADM) 2 2 (1)	 = ADDR CPG,-,MA2 1 0 1 0
(2)	 = COPb ,0,MD2
-NOP- 0 0 1 0
COP,0,MD2 0 0 0 0
(2) ADDRESS 0 0
DATA MEMORY 1 1 (0)	 = COP,1,R10x
i
INDEXED (IDX) 2 2 (1)	 = IDX8 ,1,MA2 COP,I,RIDX1
3 3 (2) = ADDR APG,I,MA2 1 0 1 0
(3)	 = COPb ,0,MD2 -NOP- 0 0 1 0
COP,-,MD2 0 0 0 0
(3) ADDRESS 0 0
DATA MEMORY 1 1 (0)	 = IDRa,-,MA2
INDIRECT (IDR) 2 2 (1) - INDR ADDR CPG,-,MA2 1 0 1 0
3 3 (2)	 = COP,1,MD2 -NOP- 0 1 1 0
3 3 (3)	 - OUT,I,MA2 COP,I,MD2 J 0 1 0
4 4 (3)	 = OUT,I,MA2 OUT,I,MA2 1 0 1 0
(4) . COPb ,6,MD2 -NO°- 0 0 1 0
COP,-,MD2 0 0 0 0
(4) ADDRESS 0 0
DATA MEMORY 1 1 (0)	 =	 IIDa,-,MA2
INDIRECT 2 2 (1) = INDR ADDR CPG,-,MA2 1 0 1 0
AND INDEXED 3 3 (2)	 = COP,I,MD2 -NOP- 0 0 1 0
(IID) 4 4 (3)	 = ADD, 1, RIpX CUPl,MD2 0 1 1 0
4 4 (4)	 = OUT,I,MAZ ADD,,L,RIND 0 0 1 0
5 5 (4)	 = OUT 1,MA2 OUT,I,MA2 1 0 1 0
; ,0,MD2(5)	 = COP -NOP . 1 0 1 0
I CDP,O,MD2 0 0 0 0
a	 These instructions are decoded in the LIR as the microinstructions
appearing there on the next line, but are also decoded as macroinstru.-
tions by the control unit to initiate the sequences of control levels
which also commence on the next line. New microinstructions used are
"Copy program stream to R." (CPG,-,R) and "Add contents of program
stream to contents of accumulator N and transfer result to R." (APG,N,R).
b May also be any arithmetic or logical microinstruction (ADD, SUB, AND,
etc.) or output (OUT). The latter will cause the accumulator contents
to be written into the selected location.
c	 Nay also be any arithmetic or logical microinstruction but this sequence
may not be used to write in the program memory. See macroinstruction
No. 6.
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TABLE 16.-- Continued
LIST OF MACROINSTRUCTIONS
Macroinstruction
Function
b
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L
G
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o
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Contents
of LIR
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m
c
N
W
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W U
F B
c c w
m oo
u
a
d
u
c
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V
+^
w
c
L
O
O
W
d
c
( 5) ADDRESS 0 0
PROGRAM i 1 (0) = ADMa,-,MA1
MEMORY (APM) 2 2 (1) = ADDR CPG,-,MA1 1 1 1 0
2 ADDR (2)	 = COPc ,	 ,MD1 -NOP- 0 0 1 0
3 3 (ADDR) = DATA COP,O,MDI 1 0 1 0
-NOP- 0 0 0 0
(6) WRITE 0 0
PROGRAM 1 1 (0) = WPMa,-,MAl
MEMORY 2 2 (1) = ADDR CPG,-,MAl 1 1 1 0
(WPM) 2 ADDR (2)	 = OUT,0,MD1 -NOP- 0 1 1 0
2 ADDR (ADDR) = PREV CONT OUT,0,MD1 1 1 1 0
2 ADDR (ACCO) -NOP- 1 0 1 0
3 3 (ACCO) -NOP- 1 0 1 0
(3) = NEXT INSTR -NOP 0 0 0 0
NEXT INSTR
(7)	 JUMP(JMP) 0 0
1 1 (0) JMPa,-,MAl
2 2 (1) JADR CPG,-,MA1 1 0 1 0
JADR JADR (2) = DON'T CARE -NOP- 1 0 1 0
(JADR) = NEXT -NOP- 0 0 0 0
INSTR NEXT INSTR
INTERRUPT 100 100
101 101 (100) = MICRO/END
OF MACRO
102 102 (101) = DON'T CARE MICRO/END OF 1 0 0 1
MACRO
0 0 102 -NOP- 1 0 0 0
1 1 (0)	 =	 102 -NOP- 1 0 0 0
(1) = NEXT INSTR -NOP- 0 0 0 0
NEXT INSTR
a	 These instructions are decoded in the LIR as the microinstructions
appearing there on the next line, but are also decoded as macroinstruc-
tions by the control unit to initiate the sequences of control levels
which also commence on the next line. New microinstructions used are
"Copy program stream to R." (CPG,-,R) and "Add contents of program
stream to contents of accumulator N and transfer result to R." (APG,N,R).
b May also be any arithmetic or logical microinstruction (ADD, SUB, AND,
etc.) or output (OUT). The latter will cause the accumulator contents
to be written into the selected location.
c	 May also be any arithmetic or logical microinstruction but this sequence
may not be used to write in the program memory. See macroinstruction
No. 6.
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APPENDIX A
DESCRIPTION OF LOGIC BY MODULE
A.1 The Timing Unit and Clock Signals
Clock signals required by the MULTIPAC system are a shift clock (SC)
and a word strobe (WS), both deriving from a clock generator operating at a
1-MHz rate with a 350-nsec pulse width. (See Figure 15.) The timing and
distribution system is triplicated and operates throughout the system
through majority voting gates so that a single fault anywhere in the clock
system can be absorbed without causing system failure.
This triplication is first evident in the timing generator itself.
Three identical and independent counters are used to count out the number
of SC pulses (15) before one is gated out and a WS pulse substituted. The
three are kept in synchronism since they all hang up at the count of 15 and
must be reset by a majority (two of three) coincidence of the WS signals.
As soon as the second counter reaches ZERO, there will be such a coinci-
dence, and all three will be reset to run in synchronism thereafter.
Throughout the MULTIPAC system, these two clock signals are distrib-
uted in triplicate (designated SC1, SC2, SC3, and WS1, WS2, WS3) and are
decoded in each module by majority logic gates which require only two of
the three to transmit the clock pulses in order to function properly. The
A, B or C appended to the signa: (for example, WS1A) has no logical signif-
icance and merely indicates different driver outputs for the same signal.
A.2 The Logic Unit and Switch Modules
The chief sections of the logic unit are the instruction register, the
address-controlled switching and bussing structure, and the arithmetic sec-
tion. In addition, there are two other small sections, one to select the
source of program instructions for the logic unit and the other to control
the special instruction sequences involving jumps or interrupts. The
switch module is an extension of the logic unit switching structure which
is shared by all logic units.
The logic instruction register (LIR) is decoded in three fields desig-
:ed operatio•, code (OPC), address A, and address B (refer to Figure 16,
- the instruction format). During each word time the OPC field is decoded
-oughout the arithmetic section to provide the proper operations on the
serial data streams selected through the switching structure by signals
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TIMING
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(INIT)
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LOGIC	 SHIFT
UNIT	 B (SHB)
SHIFT
A (SHA)
OUTPUT
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-
EXCEPTIONS:
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SHR AND SRT: LOGIC UNIT 0	 1 0COUNTER
SHR INST ONLY: SHIFTB (SHB)
SHR AND SRT: SHIFT
A (SHA)
SHR INST ONLY: A REGISTER
STAGE 12 (R12) Al2 TFLG
SRT INST ONLY: A REGISTER Al2 TCNSTAGE 12 (R12) -
LOGIC UNIT
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STAGE b Abj Al I A21 A3 I A4 I A51 A6 I A7 I A81 AS' AIO Ail Al2
Figure 15. MULTI PAC Timing Diagram
INSTRUCTION
FORMAT
LIR
12
LIR
11
LIR
10
LIR
9
LIR
8
LIR
7
LIR
6
I	 LIR
S
I	 LIR
4
LIR
3
LIR
2
LIR
1
I LIR
0
OPC B A
00	 01	 it	 10
ADD SUB CIO JMP
LOR OPR SBR JCN
AND TWM TST CYC
XOR CTM COP SHR
OPC =
100
101
011
010
OPC = 1111 (TST)
A =	 00
O1
11
10
00	 of	 10
^( 0 = 0 1 OF =OF
<0 > 0 SET RESET
>0 < 0
^1 =1
00	 O1	 11	 10
CMP XCH SHL SRT
MSO INC DCR
SPS
SIE
OPC = 0101(OPR)
B =
	
00
01
it
10
Figure 16. Instruction Format and Karnough Mapping of Instruction Coding
87
decoded from fields A and B. In general, some function of the A and B sig-
nals is formed and returned to the register from which the A signal was ob-
tained. Table 4, MULTIPAC Instruction List, lists the instructions execut-
able by a logic unit.
A.2.1 Switching structure.-- The first 12 addresses (addresses 0
through 11) are addressed directly by the A and B fields. Both of these
4-bit fields are initially decoded two bits at a time, and a coincidence of
a decoded output from one pair with one from the other pair determines the
actual gates addressed in the switching. Two gates are selected by the B
and three by the A field. The B field selects one gate which provides a
logical zero level to the output control (OUTC) of the register being ad-
dressed. This causes the register to cycle upon itself, thus retaining its
contents but providing them as a serial data stream at its output. The sec-
ond gate activated by the B field gates this serial data onto the B bus
where it appears as one of the two inputs to the arithmetic section. One
of the three gates selected by the A field performs a similar function by
gating the output of the register to which it is connected onto the A bus
and thus into the other input of the arithmetic section. The second gate
provides a logic zero to activate the input control (INK) of the selected
register. This causes the register to shift, thus providing its contents
as a serial signal at the register output for input to the arithmetic sec-
tion and at the same time shifting in data present at the register data in-
put terminal (DIN) to replace that previously contained in the register.
The third gate selected by the A field connects the arithmetic section out-
put signal (OUT) to the DIN input to provide the output data which is
shifted into the register.
A.2.2 The switch modules.-- The highest four addresses (12 through 15)
operate differently from the lower 12 described above. The signals and
their effect on the register which is addressed are the same, but the reg-
ister to be addressed is not determined by the A and B fields alone. Selec-
tion of one of the higher addresses extends all of these control and data
signals through the second level switches which are common to all three
logic units. Those selected are determined by the contents of the two base
registers, BRA and BRB, which select second level switches for the A and B
signals, respectively. (The A and B halves of each switch act independently
so that the switches selected by BRA and BRB may be either the same or dif-
ferent.) The second level switches are merely extensions of the same selec-
tion gates and busses used in the first level of switching. They each se-
lect one of four devices based upon the two lowest order bits of the A and
B fields of the logic unit using the switch. The two higher order bits of
A and B must be ONES in order for the switches determined by BRA and BRB
to be enabled and used so the switches, in fact, select addresses 12
through 15. Since each switch may be used by any logic unit, the lines
decoding the two low order bits of A and B of each logic unit (DA$ - DA3
and DBO - DB3) must be present at each switch. Which of the three sets of
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signals the switch will utilize is determined by connections from each logic
unit called the select signals (ASEL and BSEL). These are activated only
when a logic unit addresses that particular switch with its base register.
Programming must avoid addressing the same switch from different logic units
since two different sets of gates in a given switch structure might be en-
abled and the unrelated control and data signals would OR together on the
switch busses to produce meaningless results.
A.2.3 Arithmetic section.-- The arithmetic section consists of a se-
rial adder/subtractor logic function generator, an overflow flip-flop for
detecting a test condition, logic for controlling the shift and timing, and
a register for holding one data word within the logic unit.
A.2.3.1 Arithmetic and logical functions:-- The output of the arith-
metic section comes from the output flip-flop (OUT) into which some function
of the two input variables (A and B) and the carry/borrow (C/B) is clocked.
Arithmetic functions use the two's complement representation of negative
numbers. Table 17 gives the logic equations for OUT as a function of A, B,
and C/B for each instruction. Other variables would actually enter the
mechanization equations of these signals but they become constants (ONE or
ZERO) for any given instruction. Thus, by specifying the instruction, they
are eliminated, along with any terms comp3sed of A, B, and C which they
gate out, to give the expressions which actually represent the signal trans-
fers. A truth table of such enabling/inhibiting signals is given for the
instruction set in Table 18. Figure 16, Instruction Format and Karnaugh
Mapping of Instruction Coding, is useful in relating the decoders in the
logic diagram to the truth table.
One such signal is LOG, which alters C for the logical instructions.
In general, C = C/B and the signals C and C/B are used as the carry and
carry inverted, respectively, in the adder circuit. For logical instruc-
tions, however, C/B remains ZERO, keeping C B a ONE while LOG forces C to a
ONE. This effectively eliminates these signals from consideration in the
adder and enables the decoding and ORing of all the minterms of A and B so
that any logical function may be generated by selectively disabling the
proper terms. This is done by INHD, INHE, and INHF.
A.2.3.2 Control and modification of transfer timing:-- The timing of
these transfers is accomplished by the shift A (SHA) and shift B (SHB) flip-
flops whose outputs are sent through the address switching to the two reg-
isters addressed by the A and B fields, respectively, where they control
the shifting done by each. They, in turn, are controlled by the initiate
(INIT) flip-flop and counter (CO - C3). INIT is set by each word strobe
(WS) and is reset again by the first shift clock (SC) pulse. The INIT sig-
nal is inhibited by a gate at the output if an invalid operation code is
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TABLE 17
EQUATIONS OF LOGIC UNIT OUTPUT
ADD, INC:	 OUT
	 = (ABC + ABC + ABC + ABC)SC
C = C/B
	 = (ABC + ABC)SC+ ABC + ABC
= (ABC + AEC + ABC + ABC)SC
SUB,DCR:	 OUT	 = (AEC + ABC + AEC + ABC)SC
C = C/B	 = (ABC + ABC)SC+ ABC + ABC
XOR:	 OUT
AND, TWM: OUT
C/B
C
LOR:	 OUT
(ABC + ABC + ABC + ABC)SC
(A$ + AB) SC
(AB) SC
0
1
(AB + AB + AB) SC
C/R = 0
C = 1
CMP:	 OUT = (A)SC
C/B = 0
C = 1
CTM:	 OUT = (A$ + TFLG•B)SC
C = C/B = 0
	 .
XCH:	 OUT = (LUR$)SC
C = C/B = 0
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TABLE 17.-- Continued
SRT: OUT =	 (TFLG)SC
C =	 C/B	 =	 0
SHL,MSO: OUT =	 (A)SC
C =	 C/B	 =	 0
COP,JCN, OUT =	 (B)SC
CIO,SHR,
TST,JMP: C =	 C/B	 =	 0
CYC,SBR, OUT =	 DON'T CARE
SPS,SIE:
C,C/B =	 DON'T CARE
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TABLE 18
TRUTH TABLE OF LOGIC UNIT CONTROL SIGNALS
dd
x Ndx 
xit	
x xPF+. F4
M H M 	Z	 go W A F H M z 	 H F W 4 O U WE.
	0 ADD B A	 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0
	
1 SUB B A	 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0
	
2 XOR B A	 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	
3 LOR B A	 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0
	
4 AND B A	 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0
	
5 COP B A	 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	
6 JCN B A	 0 1 0 1.
 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	
7 CIO B A	 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	
8 SHR B A	 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	
9 CTM B A	 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
	
10 CYC B N	 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	
11 TST B 0 = 0	 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 1 1
	B 1 # 0	 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 1
	
B 2 <0	 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 1
	B 3 _>0	 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 1
	
B 4 >0	 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 1
	
B 5 <0	 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 1 1
	
B 6	 1	 0 1 0: 0 0 0 0 0 1 0 0 0 0 1 1 0 0 0 1 1
	
B 7 # 1	 0 1 0 1 0 0 0 0 0 1 0 0 0 0 1 1 0 0 0 0 1
B 8 = OF 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 n
 0 0 1 0 1
B 9 # OF	 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 1
	
B10 Set	 O I 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1
B11 Reset 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1
	
12 OPR 0 A INC	 0 0 1 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0
	1 A DCR	 0 0 1 0 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0
	
2 A CMP	 0 0 1 0 1 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0
	
3 A SRT	 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	
4 A SHL	 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	
5 A XCH	 0 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
	
6 A MSO	 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	
7 A SPS	 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	
8 A SIE	 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	
13 TWM A B	 0 0 0 1 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 1 1
	
14 SBR N N	 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	15 JMP A B	 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 0 0 0
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detected in the LIR. (Data words are transferred into the LIR together
with the rest of the program stream but are dir.tinguished from instructions
since all the latter have dissimilar bits in the two highest order posi-
tions. This is an overflow condition for data.) In the general case, the
INIT signal will set SHA and SHB and will dump the number 13 into the
counter. It will then count down on each SC pulse, which also serve as the
shift pulses at the registers, until on the counts of one and zero it resets
SHB and SHA, respectively. This timing may be followed from Figure 15.
The control signals of Table 18 also modify SHA and SHB to alter the
timing of transfers or inhibit the shifting of one or the other register
altogether. INHSA and INHSB inhibit the setting of the SHA and SHB flip-
flops respectively for those instructions indicated in the truth table.
Other signals such as SHR, SHL, SRT, and CYC, corresponding to the same
named instructions, alter the timing of SHA and SHB. CYC causes the con-
tents of the A field (N) to be loaded into the counter instead of the num-
ber 13 and inhibits SMA. Thus, the B register cycles upon itself, shifting
N times, while there is no A register defined. SHL causes the number 12 to
be loaded into the counter instead of 13 and the contents of A are returned
to itself. The resulting number of A shift pulses is 13, one short of the
number necessary to reposition the contents of A, so these are left shifted
to the left one bit with the original contents of OUT, namely ZERO, filling
the low order bit as is required for the two's complement shift left. SHR
alters the duration of SHA and SHB to one bit each, timed to transfer the
low order bit of the B register into the high order bit of the A register
as indicated in Figure 15. SRT treats the A register similarly but does
not set SHB at all. Instead, it gates the test fag (TFLG) into OUT and
hence into the high order bit of the A register. SHR is thus a shift right
bit packing instruction from B to A, while SRT permits an arithmetic two's
complement shift right by first testing the sign of A and then shifting the
result (the sign bit) into the high order bit.
A.2.3.3 Initial and final states of output and carry/borrow:-- Before
and after each transfer all inputs to OUT and CAR are disabled except for
OUTCONT and CARCONT, which are enabled. These signals thus establish the
state that these flip-flops will start at and return to. They serve to
preset the carry for INC, DCR, TST = 1, and TST * 1 instructicns, and to
switch OUT high on a CIO i.nstruction.(See Figure 15 MULTIPAC Timing Diagrai-,-..1
The timing level used to perform this switching is the OR of INIT and a de-
coding of zero from the counter. The decoding of zero alone would appar-
ently serve the purpose, but it should be noted that it goes away on the
leading edge of the first SC pulse, whereas the INIT signal remains until
the trailing edge as required for proper timing of the switching level.
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A.2.3.4 The test instructions:-- The test instruction (TST) is in-
tended to ascertain whether some stated test condition, usually pertaining
to the contents of the register addressed by the B field, is true or not
and set the test flag (TFLG) accordingly. The test conditions utilize the
A field for an extended operation code and they are arranged into comple-
mentary pairs which require onl; the inversion of the TFLG signal to, in
effect, test for the complementary condition. This is accomplished by a
second flip-flop (TNV) which inverts the output signal of the first for the
complementary conditions when it is enabled by the ENTNV signal and set to
a one by CMPTST.
The TCL signal clears the test flip-flop (TFF) at the beginning of
each test instruction and the latter then scans the data under test dur-
ing the timing level TEN. In testing for zero, the A signal is blocked and
TFF is set by any ONE in the data, which then consists of only the B signal.
For "equal to or greater than zero," TFF is strobed at a time when the sign
bit is available (SHB • SHA) and is reset by RPS if the sign is positive.
Likewise, for "equal to or less than zero" TFF is reset by RNS if the sign
is negative. Testing for the number one is similarly accomplished by set-
ting the carry initially to ONE with the TST 1 signal. With B a zero, the
function transferred to OUT is an exclusive or of the carry and A. Ini-
ti.ally set to ONE, the carry generates the number one and the exclusive or
function will set TFF if there is not a comparison between CAR ar,' A. The
overflow test simply sets TFF with WS if OVF is a one; otherwise, ' remains
cleared. The unconditional yet and reset simply allow TFF to reM—L. :leared.
The set is treated as a complementary condition and makes the TFLG signal
unconditionally a ONE.
The TWM instruction is intended to permit testing with a mask furnished
by some other register. It thus operates just as the test for zero or one
described above; however, the function generated in the adder is the same
as the AND instruction, a logical AND between the contents of A and B. If
any of the bits selected by ONES in A are also ONE in B, the flip-flop will
be set.
A.2.3.5 The operate instructions:-- The operate instructions (C:d)
either operate on the A register or load control registers in the logic unit
itself, and they utilize the B field for an extended operation cod-.
Two of these instructions make use of the internal register of the
logic unit (LUR 0-12). Since the bussing structure allows only one address
to receive the logic unit output, the one addressed by the A field, an ex-
change between the data of A and B is not possible without enlarging the
switching structure. Such an instruction was desirable, however, in order
to implement interrupt, which must retain the original program address while
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inserting a new address. By putting an internal register in the logic unit,
this is possible. XCH causes the contents of this internal register to be
exchanged with the contents of the register specified by the A field. When
executed, it blocks the P!der, ORing the output of the internal register
into the output signal as it shifts in the A signal at its input.
Another use found for the register was in locating the mo,^% significant
ONE in the data for use in floating point operations. While executing this
instruction, each ONE encountered in the A stream (the B input is blocked)
causes the inverted contents of the Liming counter ( CO through C3) to be
dumped in the low order end of the register. The inversion is used since it
is a down counter and an increasing count is desirable. The last ONE en-
countered (which is the most significant ONE in the data) is responsible for
the last count dumped in the register, and it wili be two larger than the
bit position of the most significant ONE. This offset of two is unavoidable
without additional hardware but can be compensated for in programming.
Three of the OPR instructions are used to set the contents of logic
unit control registers. These include SPS and SIE, which set the program
switch register (PSR) and the interrupt enable register (IEN) to the con-
tents of the A field, and SBR, which sets the two base registers, BRA and
BRB, to the contents of the A and B fields, respectively. All of these are
a-complished by simple jam transfers using the wcrd strobe (WS), and other
actions are inhibited by inhibiting SHA and SHB from being set.
A.2.4 The program switch.-- The program switch selects one of six
memories as the program source for the logic unit. It is controlled by a
three-bit register which is loaded by program instruction. The numbers 0
through 5 are decvAed from the register and the decoded levels each control
two gates. One provides a level, timed by SHB, which causes the contents
of the data register of the selected memory to cycle each word time. This
signal also causes the memory address register to cycle and increment itself.
The second gate connects the output of the data register onto the input bus
of the LIR, thus providing it as a program stream to the logic unit. Two
other inputs, from the telemetry units, have the power to override the first
six. When either of these is activated, it immediately blocks all others,
forcing them off the input bus, and the gate connecting the output data from
that telemetry unit to the input bus is enabled.
A.2.5 The iump and interrupt sequencers.-- The action of the jump and
interrupt instruction sequencers must be considered as one. This circuitry
is necessary to control the unusual and potentially conflicting sequences
of transfers that occur with these two instructions. Table 19 shows these
transfers, starting with the jump.
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TABLE 19
JUMP AND INTERRUPT SEQUENCES
MA1 MD1
LIR
Input
Bus LIR SQ1/ISQO JSQ
Inter-
rupt
Inhib-
ited
Jump
Inhib-
ited
0
-- -- -- -- -- --
1 ( 0) ( 0) -- 0 0 0 0 0
2 (1) (1) ( 0)=JMP MD1,MA1 0 0 0 1 0
JADR (2) - - (1) =NOP JP.DR 0 0 1 1 0
JADR+1 (JADR) (JADR) -- 0 0 0 0 0
JADR+2 (JADR+1) -- decoder 1 0 0 0 1
inhibited
JADR+3 (JADR+2) -- XCH MA1 1 1 0 0 1
INT (JADR+3) -- -- 0 1 0 0 1
INT+1 (INT) (INT) -- 0 0 0 0 1
INT+2 (INT+11 (INT+1) (INT)Ist inter-
rupt inst 0 0 0 0 0
(INTERRUPT
SUBROUTINE)
N
N+l (N) (N)
N+2 ( N+1) (N+1) (N)=XCH R1 0 0 0 0 0
N+3 (N+2) (N+2) (N+1)=SUB MA1,R1 0 0 0 0 0
N+4 (N+3) (N+3) (N+2)=NOP 3 0 0 0 0 0
N+5 (N+4) (N+4) (N+3)=COP R1,MA1 0 0 0 0 0
JADR (N+5) (N+5) (N+4)=NOP 0 0 0 0 0
-- (JADR) (JADR) (N+5)=SIE M 0 0 0 0 0
-- -- -- (JADR)=NEXT INST 0 0 0 0 0
IN MAIN PROGRAM
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A.2.5.1 The jump sequence:-- When a jump instruction occurs, either a
JMP or a JCN in which the condition for jumping is met, interrupts are in-
hibited while the jump is being decoded in the LIR and the JSQ flip-flop is
also set. JSQ remains set for one word-time after the actual jump instruc-
tion and inhibits interrupts during this time as well. Since interrupts
are strobed by WS, which occurs at the end of each period, the sequence of
Table 19 shows the shortest sequence in which an interrupt can follow the
disabling action of a jump. Note also that during the time JSQ is set, the
input bus to the LIR is forced to zero. This prevents the instruction in
the next location following the jump address (JADR) from being executed.
A.2.5.2 The interrupt sequence:-- There are four interrupt lines to
each LIR. Those from different LIR's should be paralleled so that any LIR
may assume any task requiring any one of them. When assigned such a task,
the LIR should be enabled to respond to a particular interrupt by placing
a ONE in the mask loaded in the interrupt enable register (IEN). When thus
enabled, and not otherwise inhibed by the jump sequencer, the interrupt sig-
nal will be strobed by WS to start the interrupt sequencer. This immedi-
ately disables the instruction decoder, thus eliminating the possibility of
another jump sequence getting started, and it then proceeds to step through
the sequence during which it blanks three more instructions on the LIR in-
put bus in order to allow the interrupt sequence itself to time out. The
state 10 of the sequencer is decoded to inhibit the normal dump of the
shifting register (LSR) into LIR, and instead to dump in a wired XCH in-
struction. The A address field of the XCH is wired in from the prog':am
switch register (PSR), and is the address of the memory address register of
the program memory, MA1 in Table 19. Thus, an exchange takes place between
the contents of MA1 and the contents of the logic unit register (LUR). The
latter must contain the starting address of the interrupt subroutine (INT).
The contents of the location appear in the LIR just as the interrupt se-
quencer finishes its inhibiting action on the program stream.
The interrupt sequence also clears the IEN register in ord--r that no
further interrupts may occur during the interrupt subroutine, since this
would lose the address for returning to the main program and substitute
some address from within the interrupt subroutine itself, resulting in an
endless loop.
The sequence for returning to the main program is also shown in
Table 19. The return address held in LUR is larger by three than the cor-
rect return address, so it must be brought out into another register (Rl)
where three can be subtracted from it. Then, a normal COP instruction is
used to set this address in MA1 since if a JMP were used the instruction
which follows would be blanked. This last instruction is used to load the
IEN register with the mask M, thus permitting further interrupts to take
place.
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A.3 Thy_ Memory Unit
The memory module consists of a storage medium (a complementary MOS
LSI storage array) interfaced to the resat of the system by two registers
somewhat similar to those found throughout the MULTIPAC system. These are
the memory address register (MA) and the memory data register (MD). Both
are directly addressable by the logic unit(s). When the MA is addressed in
order to change it, a read cycle is automatically initiated which takes
place during the next word time, and at the end of this period the data con-
tained in the new address is dumped into the MD. Thereafter it can be ob-
tained by addressing the MD from the B field, i.e., as the source of data.
If the MD is addressed by the A field, i.e., to store new data in it, a
write cycle is automatically initiated to take place during the following
word time.
A special control signal (PCON) coming from the program switch(es) of
the logic unit(s) causes the MA to cycle upon itself through incrementing
logic and a read cycle to be initiated each word time. The MD is also af-
fected as if it were being addressed from the B field each time and its
data is cycled to provide output of the contents of each memory location.
This constitutes the program stream which is copied by the LIR. This mech-
anism is overridden if the MA is addressed by an LIR in the normal manner.
This permits jumps to take place.
A.3.1 The storage medium.-- The storage device proposed is a modifica-
tion of the 256-bit complementary MOS memory chip d?veloped by Westinghouse
under NASA contract number NAS-5-10243. The modification required consists
of those measures necessary to permit use of the 16-word, 16-bit memory,
which has been designed on a single chip, as a constituent part of a larger
multiple-chip memory. Such expansion requires a method of addressing a
selected chip from among others, preferably a coordinate-select method, and
a method of ORing the bit lines from each chip without extensive external
circuitry. Either of these functions could be carried out in external cir-
cuitry but would require a larger number of extra gates and interface cir-
cuits to do so, whereas a slight modification of the chip would allow them
to be accomplished by simple bussing interconnections of the memory chips
themselves.
The logic diagram of the memory unit shows one possible such modifica-
tion requiring only four gates and two additional external connections per
chip. These modifications w-uld permit x-y selection of the chip, using
only 24 interfact circuits instead of the 128 otherwise required, and wired-
OR operation of the bit lines. The latter would be high impedance from all
but the selected chip during read, and high impedance from all chips during
write. In this condition the write drivers are enabled to drive the bit
line-
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A.3.2 The memory address resister.-- The memory address register op-
erates very much like any other register in the machine except for the in-
crementing logic. As in any other register, there is an input control
(AINPC) and an output control (AOUTC) which are operated by the LIR(s).
When the latter is pulled to ZERO level, the MA shifts and its output is
fed back into the input so that the same data remains in the register after
the operation. When AINPC is pulled low, however, the data at the input
(AIN) is fed into the register. In addition to the two gates which feed
these signals into the input, there are two others, however. They are en-
abled by the program control signal (PCON) and together they form the ex-
clusive-or of the MA output and the incrementing carry flip-flop (INC).
The latter is set to a ONE at the beginning of each word time by WS and con-
tinues to be set as long as the carry condition (MAO)(INC) = 1 persists.
When either AINPC or PCON are pulled low, it indicates the address is
being changed. These conditions are used to gate the dumping of the new
address from the shifting register (MAS) into the holding register (MA) and
to set the read flip-flop (RD). The latter, in turn, first enables the se-
lect line in the MOS memory and, after allowing one word time for the gat-
ing to settle, enables the next WS pulse to strobe the memory output into
the MD register. The holding register is necessary on the MA since while
the read cycle is taking place the address in MA must not be altered, How-
ever, a new address may be shifting into MAS at this time.
A.3.3 The memory data register.-- The MD operates as any other regis-
ter in regard to the input (D-117Mand output (ba=) control lines except
that D-IM also sets the write flip-flop (WR) for the word time following
that during which data is shifted in. This enables both the select and
write lines in the MOS memory and results in the data being stored in the
location addressed by the contents of the MA. There are also jam gates for
loading the output word of the MOS memory into the MD under control of the
read signal as described above. It should be noted that this action is in-
hibited if the MD is addressed immediately after the MA has been addressed.
This is necessary to prevent the read cycle from overwriting the data which
has just been shifted into MD and is intended to be written into the loca-
tion.
A.4 The Register and D/A Register
The MULTIPAC Register serves the multiple purposes of accumulator, in-
dex register, temporary storage, etc., and provides the I/O interface for
the machine as well.
As a serial register, it may be addressed by either the A field or the
B field of an LIR. The latter pulls OUTC to logical zero and simply causes
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the register to cycle, shifting its output back into its input but at the
same time providing this serial data on an output bus (DOE . When the
register is addressed by the A field, however, it is the INPC signal which
is pulled low. This gates the register input (DIN) bus into the shift in-
put and causes the serial stream gated onto this bus by the LIR to be
shifted into the register and stored there.
The register provides the machine I/O interface by means of its re-
sponse to a copy I/O (CIO) instruction. Normally, the DIN signal is forced
to logical zero after each transfer by the logic unit. (See Figure 15.)
After a CIO instruction, however, this signal is forced to logic one. Fol-
lowing each transfer, there is a word strobe (WS) which will either dump
the input interface (ICHO - ICH12) signals into the register or will dump
the contents of the register into an associated output register if DIN is a
ONE at that time, depending on whether the high order bit (R12) is a ONE or
a ZERO. A CIO instruction transferring data into the machine should trans-
fer all ZEROES into the register. This will clear the register, after
which, gated by a ZERO in R12, WS will set to a ONE all stages for which
the input interface signal is a ONE. An output transfer should come from a
memory location in which the output image is stored and in which R12 is a
ONE. The image is modified by masking instructions to alter the appropriate
bit, then transferred to the register by a CIO instruction. Gated by the
ONE in R12, the WS pulse following the transfer will dump the updated output
word into the output register.
Following each CIO instruction, an interface transfer clock pulse (TCLK)
is created by two flip-flops (TCLK1 and TCLK). For each eerial input or out-
put channel there must be a separate transfer enabling channel assigned to
gate the shift register in the peripheral equipment into its sending or re-
ceiving mode, as the case may be. Then upon receipt of each TCLK pulse, it
will shift one bit, either shifting the new bit from an output CIO into its
register or, for an input CIO, shifting the next bit to its output stage to
be sampled by the next input CIO.
The MULTIPAC D/A Register is simply a register as described above ex-
cept lacking the output register. Instead, a conventional D/A ladder cir-
cuit is connected directly to the register outputs.
A.5 The Command and Telemetry Units
The Command and Telemetry Units are two separate modules; however,
they share the same addressable connections at the logic unit. The Command
Unit is connected to the input of logic unit and must be addressed by the
B field. The Telemetry Unit is connected to the logic unit output and must
be addressed from the A field. The latter cannot serve as an input, even
100
1	 _1
on instructions which use an input addressed by the A field. These units
provide interfaces for receiving up-link commands from the command receiver
and for outputting down link data to the telemetry modulator, respectively.
A.5.1 Command unit.-- The Command Unit has two functions, a passive
one for receiving normal command signals and an active one for taking over
the processor(s) for reprogramming. Both commence with signals received
from the command receiver. The latter is required to assemble a 16-bit
word, 13 bits of data to be transferred into the MULTIPAC system plus a
3-bit address determining its destination within the processor. It must
also decode from the command format such information as which one of the
two command input registers it will utilize, and might also address other
parts of the spacecraft directly through the same addressing scheme if de-
sired. Within the processor, however, the three bits address the three
logic units and four of the registers. The eighth address is used to set a
flag indicating that the data is not to be transferred immediately but is
to be held in the command input register (CIR) until read out by the pro-
gram. This is the method for transferring normal commands.
When the command receiver has assembled the 16-bit word, it sets a
level called transfer (XFER). This starts the command sync sequencer (flip-
flops CSYNCI and CSYNC2), which steps through the states 10, 11, 01 and re-
turns to its rest state 00. At the count of 10, it enables WS to dump the
16-bit word into CIRO through CIR12 and CADO through CAD2. The latter holds
the three-bit command address which is decoded as explained above. The
actual transfer gates are selected by the decoders and enabled by the next
state of the sequencer, 11, for 13 SC pu'_ses which shift the contents of
CIR into the addressed register. At this point, a signal is also returned
to the telemetry unit to indicate that the transfer is complete so that
XFER can be reset and the interface data altered as necessary. The se-
quencer then steps to 01 and waits for the removal of XFER. As soon as this
signal has been reset, the sequencer steps to 00 and stops.
The first seven TAD addresses are each used to activate a pair of gates
called command control (CCN) and command data (CDAT). They are connected to
PCON and PIN of the logic units and shift the receiving register and gate
CDAT into its input. In order to reprogram the MULTIPAC system, each LU is
first addressed with an instruction causing it to set its own program select
switch to 78 . This will cause it to see a program of all zeroes, inter-
preted as NOP instructions, except when the Command Input Unit switched onto
the program bus. By alternately loading words into an available register
directly from the command receiver, and then sending instructions to an LIR
which cause the LIR to transfer it elsewhere, any location of the processor
becomes accessible. By manipulating the address register and the data reg-
ister of a memory, a bootstrap program can be loaded into it. A logic unit
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is then given an instruction switching it to that memory For a program
source, and the normal method of receiving commands under program control
is then employed to read in the rest of the program.
A.5.2 The telemetry.-- The telemetry output register (TOR) is address-
able by its MM and D7TA_M signals. When INPC is pulled tc zero, it will
shift data in from the DATA IN line of each SC pulse. It also has a one-
stage extension called the telemetry output flip-flop (TOF), but the latter
does not shift in response to SC pulses. Both the register and the exten-
sion may be shifted by externally received telemetry clock pulses.
Operation of the register is as follows: The register is loaded by
the program with a telemetry output word which contains a ONE in the high
order bit. The telemetry clock pulse shifts this word into TOF at the te-
lemetry rate, and the TOUT signal modulates the telemetry transmitter. When
the last significant bit of the telemetry word is located in TOF, then the
ONE is contained in T0RO and all ZEROES have been shifted in following it.
This condition is detected by the decoder attached to TOR. This signal is
used to interrupt the processor handling the data formatting and outputting
routine and causes it to load the next telemetry output word into TOR. This
must be accomplished before the next telemetry clock pulse in order for the
telemetry output stream to be uninterrupted.
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APPENDIX B
SYSTEM INTERCONNECTION OF MODULES
The interconnection of all modules to form the system is given in
Table 20. It is considered wiser to provide this detailed documentation
as a wire list rather than a diagram since, owing to the large number of
modules and the number of interconnections between them, a diagram would
be very crowded and complex.
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APPENDIX C
SPECIFICATIONS FOR INTEGRATED CIRCUITS
"Reproduced by permission of Fairchild
Semiconductor, a Division of Fairchild
Camera & Instrument Corporation".
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LPDTuL 9040, 9041 AND 9042
LOW POWER DIODE TRANSISTOR MICROLOGIC°
INTEGRATED CIRCUITS
GENERAL DEWRI"M
The Fairchild LPDTpL Micrologic® Integrated Circuit Family consists of a set of compatible,
integrated logic circuits specifically designed for low power, medium speed applications.
The circuits are fabricated with a silicon monolithic substrate wing standard Fairchild Planar'
epitaxial processes.
Packaging options include the Flat package and the Dual In-Line package.
Important features of the LPDTAL Kicrologic© integrated circuits include the following:
I+tus	 :s Y.I1-^i^11^
e Reliable operation over the full military temperature range of -55°C to 	 05
+125°C
T
e Typical power drains of less than 1 mW per gate (50% duty cycle) for
the logic gate elements and less than 4 mW for the clocked flip-flop.
e Sngle power supply requirement-5 volts optimum, 4.5 to 5.5 volts range.
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TYPICAL FLAT PACKAGE
TOP vuw
t	 i.
Tits
T	
71`6
a
r	 a
e Guaranteed fan-out of 10 LPDTµL unit loads or 1 standard Fairchild
DTpL unit load, over the full temperature and supply voltage range.
e Guaranteed minimum of 450mV noise immunity at the temperature
extremes.
e Typical logic gate propagation delays of 60 ns and burry clr^k rate of
2.5 mn.
9 Emitter follower outputs providing good capacitive drive capability.
TYPICAL DUAL IN-LINE PACKAGE
r^
ran
rqz	 I>
-Planar is a patented Fairchild process.
ORDER INFORMATION
To order Low Power Diode Transistor bUcrologic®
 integrated circuit elements specify U 3 1 XXXX5 I X for flat package and U6AXXXX51X
for Dual In-L'ne package where XXXX is 9040, 9041 or 9042.
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FAIRCHILD MICROLOGIC ® LOW POWER DIODE TRANSISTOR INTEMR TED CIRCUITS
LOGIC DIAGRAM SHOWING FLAT
OR DUAL-IN LINE PACKAGE PIN
ASSIGNMENT
c"	 1	 14	 vcc
c 	 t	 3	 !1	 ^1
D1 	 1	 f	 Il	 !1
co 	 '	 !D
s
'[WTOP
	
1	 0	 MISfO!
Nil U"	 !	 10	 "Ull U.
0	 f	 f	 0
OfDUMp 	1 C
LPDTPL 9040 CLOCKED FLIP-FLOP
DESCRIPTION
The LPDT A L9040 element is adirectly coupled, dual-rank flip-flop suitable for use
in counters, shift registers and other storage applications. Either R-S or J-K mode
operation is possible. Direct set and clear inputs are provided which override all
other data inputs.
SYNCHRONOUS ENTRY TRUTH TABLES ASYCHRONOUS ENTRY
TRUTH TABLER-S MODE OPERATION J-K MODE OPERATION
INPUTS (1 OUTPUTS	 to+1 INPUTS idt n OUTPUTS ;d to+1 INPUTS OUTPUTS
S  S2 C1 C2 Q 6^ S 	 CI
_
Q	 Q SD	 CD
_	 I
Q	 Q
13 12 2 3 6 9 13	 2 6	 9 11	 4 6	 9
L X L X NC NC L	 L NC	 NC H	 H NC	 NC
L X X L NC NC L	 H L	 H H	 L L	 H
X L L X NC NC H	 L H	 L L	 H H	 L
X L X L NC NC H	 H TOGGLEC L	 L H	 H
L X H H L H Symbols
X L H H L H H- Most positive logic level
H H L X H L L	 Most negative logic levelX	 - Either H or L can be present
H H X L H L NC - No change in state
H H H H AMBIGUOUS NOTES:
1.	 For J-K mode operation connect Pin 6 to Pin 3 and Pin 9 to Pin 12.
2.	 Asynchronous entries override all synchronous entries.
CIRCUIT DIAGRAM .1C.. LOADING RULES
INPUT	 *NORMALIZED1	 „	 17. 77l	 II	 1%
' D	 "F! UNIT LOADS	 (U.L.)
i
S 
	 S2
D 
e
vcc
,cc
	
' o
C I 	 C2
0.75 U.L.
SD CD
—2.5 U.L.1.1	 :0 1f1	 1..
CP 2.5	 U.L.
c 0 . !D
vcc
32. 1Il
vcc
171 111
.D,
371	 111
OUTPUT
11
FAN-OUT
.1 61 10 U.L.
c 1	 1 11	 !1 7 U.L.	 WITH
Q,Q	 RESISTOR
_
PULL-UP
CONNECTED
fFl15LOf V 1 1uF!	 c"	 '
. " 1 ^ 111.1
=
*IUNIT LOAD EQUALS 1-LPDTpL
9041 OR 9042 INPUT LOAD
2
EITHER THE EMITTER FOLLOWER OR RESISTOR PULL-UP
MUST BE CONNECTED TO THE OUTPUT TO ESTABLISH
THE HIGH LEVEL.
POSITIVE LOGIC NANO GATE
I*
A	 Ull
E	 17i	
0i1^	 t Pi	 ABC • DC
lUOI
EACH INPUT • 1 UNIT LOAD
OUTPUT FAN-OUT • 10 UNIT LOADS
• 1 U.L. WITH RESISTOR
PULL-UP CONNECTED
MIRED '00' APPLICATION
•
E	 7
C
Pf
D	
LZ! `7p
E
E
^	 I
I
L
N	 .... J
N
ABC DEE	 + LMN Z
OUTPUT FA •I-GUT - 10- 31NO. OF RESISTOR
PULL-UPS)
ONE PULL-UP RESISTOR IS REQUIRED FOR EVERY 8
GATLS''ONNECTED TO THE COMMON "OR" NODE.
FAIRCHILD MICROLOGIC® LOW POWER DIODE TRANSISTOR INTEGRATED CIRCUITS
LPDTUL 9041 - DUAL 3 INPUT NAND GATE
DESCRIPTION
The LPDT A L 9041 element consists of two, 3-input positive logic NANDgates suitable
for general logic gate and Inverter applications. The unique feature of this gate is
that the output transfatcr collector and the emitter follower pull -upare not internally
connected. This allows the user to tie collectors to a common node for the wired
"OR" logic function.
LOGIC DIAGRAM SHOWING FLAT
OR DUAL-IN-LINE PACKAGE PIN
ASSIGNMENT
I OTTER rot
	
LOWER PULL UP I	 IE	 ITC
OUTPUT	 1	 Il	 IRrU,
"&arm	 E	 IT	 IRPUT
m1 w
IRPUI	 II	 INPUT
IINVT	 S	 IO	 AISII TORPUII UP
INPUT	 E	 E	 OUI PUI
GROURO	 I	 R	
lrIl ILA	 roL
LOWER PULL UP
CIRCUIT DIAGRAM	 "cc
RESISTOR VALUES
ARE TYPICAL
3
POSITIVE LOGIC NAND GATECIRCUIT DIAGRAM
7 f'
A4
D
ABC IM-• D
u
EACH INPUT • 1 UNIT LOAD
17	 OUTPUT FAN-OUT
	 10 UNIT LOADS
' 1 UNIT LOADS WITH
U	 RESISTOR PULL-UP
CONNECTED
10
s
6
T
FAIRCHILD MICROLOGIC ® LOW POWER DIODE TRANSISTOR INTEGRATED CIRCUITS
LPDTUL 9042 - DUAL 3 INPUT NAND GATE WITH EXTENDER
INPUTS
DESCRIPTION
The LPDTµL9042 element consists of two 3-input positive logic NAND gates with
extender inputs. This element in the fami ly allows the user co implement logic
applications requiring a gate fan-in exceeding three.
The DTµL9933 4-input extender element or equivalent—may be used to provide
additional diode inputs. Any capacitance added to the extender input will increase
the turn-on delay of the LPDT A L9042 gate. Typically, the increase is 10ns/pico-
farad. Turn-off delay is not affected.
D[SISTDN vAwn
441 TYPICAL
BUFFER ELEMENT
For applications requiring a fan-out exceeding ten, the Fairchild DT µL 9930 Dual 4-Input Gate maybe used. The D T L 9930 will drive j
44 LPDTµL unit loads, while maintaining the same output logic levels as the low power circuits.
The input of a DT 4 L9930 requires the equivalent.of 10 LPDTµL unit loads. Therefore, a low power circuit can drive only nne
DTµL9930 input.
4
OPERATING VOLTAGE CHARACTERISTICS
WORST CASE 
OUTPUT LOGIC LEVELS • V ON AND VOL
INPUT THRESHOLD LEVELS - V IM AND V I
POWER CHARACTERISTICS
VCC = %V
EMITTER FOLLOWER PULL UP
I
.0
.0
....... ..	 .....
.0
T	 t	 T	 I
.0
!"T,
2.8
2.4
N
1 1.2
0.8
0.4
0
L - FAIRCHILD MICROLOGiC,.1 LOW POWER DIODE TRANSISTOR INTEGRATED , CIRCUITS.-
75 -50 -3	 0	 25	 50	 75	 Im	 125
	
-50	 -25	 0	 25	 50	 75	 100	 125
TEMPERATURE -'C
	 TEMPERATURE - *C
HIGH LEVEL NOISE IMMUNITY	 LOW LEVEL NOISE IMMUNITY
­ LpLk or Vu­ Mau or;wtu
0.8
Z3	 0.7
:s 0.6
25
0.5
75	 -50	 ?5	 0	 25	 50	 75	 ion	 125
TEMPERATURE
1.4
2.2
2,0
Z
S 1.2
1.0
0.8
0.6
'I
0e
75	 -50	 -25	 0	 25	 50	 75	 100	 125
TEMPERATURE - 'C
TYPICAL
AVERAGE PROPAGATION DELAY
LPDTyL 9041.9042
50
- 75	 -50	 -25	 0	 25	 50	 15	 100	 125
TEMPERATURE - °C
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TYPICAL DELAY CHARACTERISTICS
LPDTyL 9040
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FAIRCHILD MICROLOGIC ® LOW POWER DIODE TRANSISTOR INTEGRATED CIRCUITS
TEST CIRCUIT
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TEST CIRCUIT
CONDITIONS
YCC -) OV C i We nIW,0111, vr(inl AND nb C. PA( 1h^
	
YMIASIAI	 10Y a 11 C
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Fa.rchlld cannot assume rwsponstb.hly for use of any circuitry described other than Cllcuitry entirely embodied in a F—child product No other —cult p atent	 pl.,d
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CCSL COMPOSITE DATA SHEET
COMPATIBLE CURRENT SINKING LOGIC
55°C TO +125°C TEMPERATURE RANGE
CCSL LOADING RULES
The first ctep towards realization of a compat .,ble logic family Is to establish optimize.: Input-output logic levels. These levcls.
determine the noise immunity for ail• the elements, as well as the haste for a; stem interfacing.
Fairchild C(75L loading rules guarantee t'.e optimum logic levels over the full military temperature range of -55`C to .125 C with
VCC su^^ty within the range of 5V 1 0. 5V. These same logic levels, as well as the Input load and output arive factors are also
guarantee ever the temperature range of -20°C to +100°C, for all CCSL elements. These guaranteed levels are:
Low level output voltage ( VOL ) = 0. 4V
High level output voltage (VOH) - 2. 5V
Low level input voltage (V IL ) • 0.7V
High level input voltage (VIII) 2. 1V
Noise immunity is derived from the above numbers according to the following equations.
1. H.dh level noise immunity - VOH - VIH
2. Low level noise immunity VIL - VOL
Once the logle levels and DC noise margins are established, Interfacing rules can be resolved. To simplify input loading and out-
put drive capability, load factors and drive factors were assigned to each element.
Tlese factors are written as a ratio, butare not defined as an arithmetic ratio. The numerator can be added orsubtracted independ-
ent of the denominator and vice versa. This ratio form was chosen for -onvenlent loading rule analybIS.
Load Factor s Hlgh Level Load Factor (Shown as ratio on inputs to circuits)
ow eve	 actor
High Level Drive Factor
Drive Factor s	
ve r ve actor (Shown as ratio on outputs d circuits)
Where:
High Level Load Factor . Input current drawn Into the Inputs, during the High Input Level State.
Low Level Load Factor Input current drawn out of the Input during the Low Input Level State.
High Level Drive Factor . Ability of the output to supply current out of the output during : : ,c Higil Output Level State.
Low Level Drive Factor Ability of the output to sink current Into the output during the Low Output Level State.
A necessary condition is that the High Level Drive Factor must be equal to or greater than the sum of the Driven High Level Load Factors
and the Low Level Drive Factor must be equal to or greater than the sum d the Driven Low Level Load Factors. Both High Level Drive
and Load factors and Low Level Drive and Load factors must be considered if efficient interfacing is to be accomplished.
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CCSL COMPOSITE DATA SHEET 	
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I	 I
The load factursgiven arebased onworst case conditions at both -55 C and +125 'C. Input Low Level Load Factors are guaranteed with
the Luw Level Output Voltage (VOL ) applied tuthe inputs. Input High Level Load Factors are tested with arbitrarily selected voltages
much higher than the V CR value.
11 the temperature range is restricte , t to -40 C to .110 C or the V CC range to 4. 75 to 5. 25V, a 10'" increase in drive lactors mac
d.
	
Fx.i:::ples: A. 1/10—^_/6S 2/1	200	 6.	 20/12120 1/10 	 24/65
	
---^^
"2/1 	 20/10
	
1^0 24/65
t
	
^ 2/1	20^ 0
	 1110 x14/65
1 DTA Gate 6K pullup driving LPDTL Gates	 i2, TTL gate driving DTL Gates
I
Example A
M.- %iniu i load = 12 LPDTL gates. Limited b y the high level drive capabilities. In this case the Low Level Load is only 12, and
th, drivecapabilityis65. Reference to the curves shown in Figure 1, will show this node toha, • e t maximum VOL- 100mV andtherefore
a wars; case Low lccel noise immunit y of 0. 6 volts.
E.v-imple 11
NI.nuuum. lead - 12 DTL gates, limtt.d It o, luu level drive capabilities. Here the high level load = 12 and the drive capahilit% is
200.
LIMITED LOADING APPLICATIONS
T:i( cu:ves shown in Figures ), and 2 show improvements in the low level noise margin for TTL and DT,_L. DTL isshownwith 6K
, ,i 2K pullup resistors.
I A TTL sate t y pe ;utput can drive a maximum of 120 low level loads and meet a guaranteed VOL of 0.40 cults. It, h ,w-
ever. this same output is only driving SO low level loads, the worst case VOL at that output would be 0. 20 volts and the worst case
loin level noise immunit y would be 0. 50 volts.
F',^ur 2 sh,nv, similar luu level curves lur the 
-TTL and DT,.L Buffers.
I
Fi,ui e 3 shuws the increase of VOR of a DT ,.L output high level if the high level loads are less than the maximum specified in the
I CCSL loading rules. This 6rive is determined by using a -30'c tolerence resistor and is guaranteed by D.C. testing.
Fi,,u e 4 sh ,.. , changes in VOR for DT-L devices which have 2K pullup resistor. The test point guarantees a V OR 4.0 volts with
24 high 1. i, l loads being dri v en. The increased number of loads which can ' , driven and still meet the CCSL VOR of 2. 5 volts is
' , .isrd ern a w"rst case maximum tolerance pullup resistor as determined by D. C. testing. If less than 24 high level loads are
drtc,;., Ute increase in VOR is determined by the worst case minimum tolerance pullup resistor.
TTL and LPDT, L devices h p ving active pullups are relatively immune to changes in the high level loads. Their V OR level is
i,rimaril y set by being 2VBE's below VAC.
2
CCSL COMPOSITE DATA SHEET
SPECIAL APPLICATIONS
Ahen using the DT,.L 9944 element, the following currents represent unit loads, and must be considered when chop,sing ddti n fit
external colWtor resistors.
-55 C
	
-25 C -125 C
V CC = 4.5V	 High Level	 3µA	 3,A 5-A
Low Level	 121mA	 Not worst Nut worst
case case
V CC - 5.5V	 High Level	 Not worst	 Not worst Nut worst
case	 case case
Lower Level	 .151mA	 .154mA 146mA
"WIRED OR" APPLICATIONS
Furelements 9930, 9962, 9946 and 906 add 24 to the High Level Drive Factor and subtract 9 from the Low Level Drive Factor 1^,r
each added gate.
For elements 9041, 9043, 9046 and 9048 using one internal 15Q pull-up resistor the High Level Drive Factor becomes 14 and the Low
Level Drive Factor becomes 7.	 Subtract 2 from the High Level Drive Factor for each added gate.
Note 1
If the minimum temperature is limited to - 30°C, the Low Level Drive Factor is 12.
CCSL INPUT LOAD &t DRIVE FACTORS
QUAD 2-INPUT NAND GATES
9002	 9046	 9946 9949
2012--T _r V120	 2. :: 0Y10*	 1/10--^"'1_2 Y65 1^0:::[	 355
TRIPLE 3-INPUT NAND GATES
9003	 9047	 9962 9963
20/12 2/1
	
'/10
 1 10 1/1 020	 a-^^ 246520C-^—^1]^	 / 120 115/55
*See Note 1
CCSL COMPOSITE DATA SHEET
CCSL INPUT LOAD & DRIVE FACTORS
DUAL 4-INPUT NAND GATES
9004
20/12	 200/120
9044
2/t
;;0/10'^
NODE
9930
110
	 2q/65
NODE
9961
1/10S/
SS
NODE
DUAL 3-INPUT NAND GATES
9041	 9042
2/1
	L R	 2/1	 L R
COLLECTOR^20/10*
EF	 NODE
LR=LOAD RESISTOR OUTPUT, EF=EMiTTER FOLLOWER OUTPUT
3 & 4-INPUT NAND GATES
9043
2/t	 L R
20/10*
LR= LOAD RESISTOR OUTPUT
DUAL AND/NOR FUNCTION
9005
20/2
 2oo/t2o
EXP.
EIGHT-INPUT NAND GATE
9007
20/12
0/120
•
'See Note 1
4
C-- CCSL COMPOSITE DATA SHEET
CCSL INPUT LOAD & DRIVE FACTORS
DUAL 4-INPUT EXPANDERS i
9006 99332012
	 CoLLECTOR
^J E
1/^^^ODE.
EMITTER
HEX INVERTERS
9935 9936 9937	
I
NODE__D24/65 1/10
	 ?_4/66 1/l0	 115/55
2-2-2-3-INPUT AND/NOR FUNCTION
9008
20/12
200/120
„
PE X^P
DUAL 4-INPUT BUFFERS DUAL 4-INPUT DRIVER
9009 9932 994440/24
	
00/360 1/10	 860/190 1/10	 COLLECTOR
115/73
115/73
-fie
7
24/55
24/55
6/19
CCSL COMPOSITE DATA SHEET
CCSL INPUT LOAD & DRIVE ~ACTORS
I
R-S FLIP-FLOPS
	 j
I
I
9111
	 9931
1
9040
	 9945
1
4/2.5	 2/18
	
5 
2/0 8	 Sp p	 20/IOx
	
1/6.5	 Spa	 24/80s
	
/2. 
z
/o. a
	
cp	 "	 4^ a	
4/1 8
RCp o	 20/10	 1/6.5	 R CD 24/80
4/2.5
	 2/18
J-K FLIP-FLOPS
9000
54/32
20/12
	
d Sp Q 20A/120	
20/12
	
20/12	
cc	 20/124	 aoi20/22	 N	 a 200/120
	 20/212
CD
54/32
9948
2/18
i
115/73
115/73
9001
54/32
sp o	
o/IZoZo
CP
N	 p
20
Cp	
0/120
54/32
• Sc,, Note I
6
BINARY ONE-SHOTS (MONOSTABLE)
9950 9941 & 9951
1/1
 
1
0/ 5 sop 300/65
	
3OpF	 s
	
30 pF	 R	 300/65
	
0/IS 	 cop
1/11
p 36/80
0/19 
ss
0 38/80
I _	 CCSL COMPOSITE DATA SHEET
CCSL INPUT LOAD & DRIVE FACTORS
f--------.1
2%2
1^^iZK
0 201
0 201
4 28 4
2 120/1201
I2^2	 yK a 200/120
%2
32
L -- 9020
11/6.5
Al
4/18
/6. g 4/66 1
2/ie 1
1 1/6.5 114/66
1 4/18
^JK1 1/6.5 114/661
9094 1
DUAL FLIP-FLOPS
r-------,
122	 200 20 1
J
1
a
202 	 K c a 200 201
I„q2 _	 sai _	 I
1  
'o
J	 "%ILU1
2%2	 KP b 200/1201
c 5• /32	 1
L-- 9021 --^
r-- --z/l8 —1
it/6.5 JSDp 114/66
1 1/6.5 K 114/66 1
14/16
c a
1
1 1/65 JDp 21/8618/36
11/6.5 —
cP 1
11	 1K	 a %6
L -- 9097 --
1/6.5 J so p 23/73
14/18
c P
l/6.S K	 p 23/73
1 1
6.S 3/73
4/18
12
1/6 .S
3
/73 I
L-- 9093 -- J
r- --	 -1
1/6.5 3/73
11/65
4/36
3/73
1
JeSS1/6.5 3/73
8/36
1/6.5 3/73
1
L — — 9099 —
iY — T—
FIG. 1
6k PULL-UP
FIG. 2
2k PULL-UP
in er ua
17
e
+-
_
rr	 i4
W
i
^ Mr1i
n
a;
0
^m
s
u
CCSL COMPOSITE DATA SHEET
CCSL INPUT LOAD & DRIVE FACTORS
DUAL FLIP-FLOPS
	 I	 DUAL FULL-ADDERS(continued)
2!8 —^ s C 20/10
	
1
5/2.5
	 ca _ 20
	
/8	 RC G
	
/10*
4/2.5
	
24
	 s G 20/10
	
1 5/2.5
	 cP
	
2/8	RCO C 20/10
4/2.5
L — SH0149— — J
OUTPUT LEVELS VERSUS LOADING
IATE TYPE ELEMENTS
	 BUFFER ELEMENTS
j
­
_4 - -
8O/a8
414
	120 I	 I 80/ae	 200/120
 
Cl S
80 8 FA. 	 I 8048	 FA I
80/48 0/108  	 80/48	 e S 180/loe
Co
 I	 I	 140/84
60/4e
	 C l S 200/120 I	 i 8042	 Al 9 zoo/120
8048
	 nFA 2
	
2042 A F2
/48	
e S 180/108 I	 I 80/48 	 9 s 180/'108Co
	
co
140/84
	
I	 I	 140/84
9302
	 9=04
-------J L------J
r, min	
.-	 -,	
7's	
.,
°ow
FIG. 3	 FIG. 4
  5Pl' CV ,I c' 1
Fairchild cannot assume responsibility for use of any circuitry described. No circuit patent licenses are implied
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FAIRCHILD DIODE-TRANSISTOR MICROLOGIC°
INTEGRATED CIRCUITS COMPOSITE DATA SHEET
A FAIRCHILD COMPATIBLE CURRENT SINKING LOC/C PRODUCT
0'C TO 75'C TEMPERATURE RANGE
GENERAL DESCRIPTION—Fairchild Diode Transistor Micrologic m (DTµL) Integrated Circuts family uses
diode-transistor logic and is designed specfically for Integrated circuit technology. The design of these circuits
offers distinctly superior performance. Some of the advantages follow:
• HIGH PERFORMANCE WITH A SINGLE POWER SUPPLY - - 5.0 Y
• HIGH NOISE IMMUNITY - -1.0 Y
• HIGH FAN-OUT CAPABILITY --8-25
• GATES WITH 6 k OR 2 k PULL-UP RESISTORS FOR OPTIMUM SPEED
• FAN-OUT AND NOISE IMMUNITY TRADE-OFF
• LOW POWER DISSIPATION - - 6.5 mW/GATE
• GTE OUTPUTS CAN BE TIED TOGETHER FOR THE "WIRED OR" FUNCTION
ORDER INFORMATION—To order Diode Transistor Micrologic® Integrated Circuits elements specify
U31)=59X for Flat package and U6A)000(59X for Dual In•Line •
 package when )XXX is 9930, 9932 etc.
PIN CONFIGURATION: IDENTICAL FOR DUAL-11 1 -LINE AND FLAT PACKAGES
TYPICAL DUAL IN-LINE PACKAGE
(In WCOntanca With JEDEC TO-116)
M•^.	
^	 11
L '
TYPICAL FLAT PACKAGE
Tor VIEW
1	 1.
05	 T
26
a
^	 e
I-1675.] - 26 M.II—+1875-^
05
DTµL 9930 • DTpL 9961 DTµL 9946 • DTµL 9949 DTµL 9962 • DTpL 9963 DTµL 9945	 DTµL 9948
DTµL 9932 • DTpL 9944
1• 'cc
u
u
•	 1•
•••	 •
T•• AW
1• rcc
1	 11
u
•	 N
i
•N 2	 •
Tu, naW
1. rcc
1	 1.
4	 11
•	 I•
MN 1	 •
A n•W
1 cc
1
•	 F	 c
•	 •	 1•
q T	 •
Tw YW
'Fairchild Patent Pending
FAIRCHILD
SEMICONDUCTOR313 FAIRCHILD DRIVE, MOUNTAIN VIEW, CALIFORNIA, (415) 9625011. TWX: 910 . 379 . 6435	 • O,vi•ION OF fei•[enD CANt- eo,.., F­ r., * ,,.^..,,1,.,
COPYRIGHT FAIRCHILD SEMICONDUCTOR, 1967 • PRINTED IN U.S.A. 2320 . 328 .37 10M
MANUFACTURED UNDER ONE OR MORE OF THE FOLLOWING U. S. PATENTS: 291877, 3015048, 3025589, 3064167, 3104359, 3117260; OTHER PATENTS PENDING.
Vcc
E
CND
VCC
E
R, _- 2.00k t!
TYPICAL	 R, _ 1,75k!
RESISTOR	 R, - Sock I!	 A
VALUES
	 R4 	 6.00k P. (9946)
R4 = 2.00k A (9949)
B
GND
SCHEMATIC DIAGRAM — ONE GATE ONLY
DT4 9962 • DT ),L 9963
A,	 VCC
a,0!--::EI
A 7
	F,
a =	 G7
E?	 M?
GND	 F=
PMTIVE LOGIC
	 NEGATIVE LOCK
POSITIVE NAND , LOGIC
E A-W
F=G—H
LOGIC DIAGRAM
FAIRCHILD DIODE-TRANSISTOR MICROLOGIC ® I.C.	 --
DT I L GATES
All DT/,L gates are positive logic NAND gates or negative logic NOR gates. A variety of gate combinations is available which provides the system designer the
utmost 1-. logic flexibility and reduces package requirements to a minimum. Gate outputs may be paralleled to perform OR (collector) logic. In addition, gates
may be cross-connected to form flip flops, exclusive OR, etc. Gates with 2 k R pull-up resistors offer improved propagation delay times.
LOGIC DIAGRAM	 SCHEMATIC DIAGRAM — ONE GATE ONLY
DTpL 9930 • DT) IL 9961
c
o	 -	 w
t	 c
POSITIVE .N ANDi LOGIC
E	 A• •C•D•,X:
F = G•H•1•J•,Yl
LOGIC DIAGRAM
R,	 2,00k I!	 A
TYPICAL	 R, - 1.75k I!
RESISTOR	 R,	 5.00k I!	 B
VALUES	 R,	 6.00k I! (9930)
R. -- 2 00 IJ (9961)	 C
D
x
SCHEMATIC DIAGRAM — ONE GATE ONLY
DT)19946 • DTjd 9949
Vcc
E
R, — 2.00k 0
	
A
TYPICAL	 R, = 1.75k It
RESISTOR	 R, = 5.00k II
VALUES	 R, — 6.00k I! (9962)	 B
R, — 2.00k O (9963)
C GND
POSITIVE iNANDI LOGIC
E _ W-'FY-
2
FAIRCHILD DIODE -TRANSISTOR MICROLOGI&I.C.
AVERAGE POWER DISSIPATION TEST CONDITIONS
VERSUS TEMPERATURE
(TYPICAL EACH GATE
1vrL	 fov	 I
110	 —.	 _.0, 	jl	 {
1]A Pull Urr
A
#170	 -	 -	 - VCC
q 10 0
roA Puu un
I 	
_.	
_
i 	 1	
_
I
i
•	 ^ 0	
f}
_
r a
o	 w	 0
AV POWER DRAIN = V	 ICC	 A
o	 ro
11-1 A W	 C 2
TYPICAL Tpd TEST CIRCUIT DT N L GATES
Vrc
• v r.
s V
	
u v
PULSE IN
630.932	 A N• + I	 ...	 y,	 ^. AN.
GND
Pw -
r
1
-
00-	 • I f v	 1 5 v
J L vou.
GND
420
To ,r — will be read from input at 1.3 V
VIN (Vcc = 5 V, T = 25-Q
R	 C1 Min.	 Max.
VDUf
(6 k Pull up)	 to, 	 30 pF 25 ns	 80 ns
 pr (6 k & 2 k Pull-up) 	 t o , i	 400 S1	 50 pF 10 ns	 30 nsc2
(2 k Pull-up)	 to, ,	 3.9kQ	 30 pF 15 ns	 50 ns
OPERATING VOLTAGE
CHARACTERISTICS
OUTPUT LOGIC LEVEL 	 VD,A AND Vo , TIME DELAY VERSUS
WORST CASE (INPU	 THRESHOI.D LEVELS-	 V, H AND V I\ ) CAPACITIVE LOADS
I r	 -	 ? -
107
VrAJI15MUlG
r 
n
JV 
	 ^.^
:5	 17
PI,I MA. r0	
— ip m0 E 11[1
n	 A	 t	 W
II MPA MA C.	 ^I
0	 r0	 v	 AO	 w
CI	 C11ANCI C	 0
Am
TFST FIFMFNT --
1J—L
P
2opr T
_L	 C2
C I . e C 2 c W .. P,n	 me ,q C.Pn ..^,.
(V, = 5.0 V. T, = 25°C)
R	 C	 Min.	 Max.
t r,,,	 9944	 510 !!	 20 pF	 15 ns	 50 ns
t" ,	 9944	 150 !!	 100 pF	 10 ns	 35 ns
FAIRCHILD DIODE -TRANS ISTOR MICROLOGICOLC.
DT,,L 9932 BUFFER ELEMENT
DT,, L 9944 POWLR GATE
The DT„L 9932 is a dual 4 input inverting driver It features an emitter follower pull up which provides a high fan out device with superior capzcitance driv np
capability The DT,,L 9944 has an output with no internal pull-up. This provides a high fan out device whose outputs m:y be tied together to perform the
"wired OR' function. The 9944 is useful as an Interface driver or as a low-power lamp driver. The fan in of either element may be extended with the use
of the DT ^L 9933.
SCHEMATIC DIAGRAM OF THE 	 SCHEMATIC DIAGRAM OF THE
	
LOGIC DIAGRAM	 DT„L 9932 ELEMENT (ONE SIDE ONLY) 	 DT,,L 9944 ELEMENT (ONE SIDE ONLY)
-cc	 "CC
x	
u	 o es,	 1 6s,	 1.	 a es,
I
`	 2 151	 2 15,
A
b	 — w
e	
F	 e^ ^	 i
,I
___	
—	
1	
v	 I,	
rnF	
.,.
061,	 06 ,
POSITIVENAND , LOGIC
	
E = p.	 .i %
F - G.Mrt.J,Y,
tpd TEST CIRCUIT FOR DT,,L 9932 ELEMENT
	 I	 tpd TEST CIRCUIT FOR DT,1 9944 ELEMENT
vcc
P
1111 I.IMTNT —
1
t,.i 1 
	 cN0
♦ - L_!	
"001	
Du.^
.f.,..IDeOU O,	 .i. irn	 25C
'	 , 	 ii.Ir. P•i,l. ann l.e 	 .P. t.ni•
(V	 — 5 0 V, T, = 25°C)
R	 C	 Min.	 Max.
t.	 9932	 510!!	 500 pF	 25 ns	 80 ns
t,	 9932	 150 !!	 500 pF	 15 ns	 40 ns
x ,1
TYPICAL tpd + VERSUS
CAPACITY (9932)
A	 SQ	 lux	 W
	
C P C,1 n I	 ”
TYPICAL tpd + VERSUS
LAPAC!TY(9944)
r
1, sc
1
r.
-N
e ^ fC
^^	 I
urunce c a
TYPICAL tpd — VERSUS
CAPACITY (9932,9944)
1, n c
vcc eov
n	 iwa. a. voc.
,
vcc F avA	
: w (:•e•SIOf	 ^
1
.m	 tao	 +m	 no-
a-
4
ael
You,
Yn.
I	 ^.
11V
.^
ISY
v	 .^
GNO
1!V
c, • e [ l	 n.IUY•P V.oP. •ne ^n C ..........
YY
G^
IV,	 , _ 5 V, T = 25'C)
P. C, Min. Max.
t", , 9945 2.00 k 30 pF 35 ns 75 ns
tP ,l 9945 330 R 30 pF 35 ns 75 ns
tl,, , 9948 2.00'( 30 pF 20 ns 65 ns
tp ,l 9948 330 S2 30 pF 30 ns 75 ns
eYNP In C
IV x.
► N -loo
d
IP
11
Go
VLC
1 P,
• Sz
Noll
oTYt e•e III 71
FAIRCHILD DIOPF_•TRANSISTOR MICROLOGICM.C. 	 j
DT!,L 9945 • DTj,L 9948 • CLOCKED FLIP FLOP
The D%L 9945 and DTpl.9948 Clocked Flip Flops are Airectly-coupltl units operating on the "master slave'' principle. Information enters the ''master" while the
Trigger input voltage is high and transfers to the "slave" when the Trigger input voltage goes low. Since operation de pends only on voltage levels. any sort of
waveshape having the proper voltage levels may be used as a trigger signal. Rim and fall times are irrelevant.
The DT,,L 9945 and DTyl. 9948 have an improved direct Set and Clear design which allows unhampered asynchronous entry irrespective of signals applied to any
other input.. The direct inputs always take precedence, thus simplifying the design of arbitrarily preset ripple counters and other minimum hardwar: applications
Output buffers provide isolation between the "slave" and the output load, thereby enhancing immunity to signal line noise. The DT„L 9945 incorporates the
a.	 standard 6 k I! nutput pull up resistor, while the DTpl- 9948 features a 2 k 12 output pull-up resistor for improved rise times. and matched delay between rising
and falling outputs for capacitive loading up to 100 pF.
SCHEMATIC DIAGRAM	 tpd TEST CIRCUIT
a
V
!3
TYPICAL MAXIMUM 1INANY
COUNTING RATE ,'RSUS
CAPACITY
04 .
i
i
i	 t.	 111	 INS	 TC f	 .T It/•1
c	 r•P•n urtl ^
TYPICAL POWER DISSIPATION
VERSUS Vcc
+'	 (I PIN NIG.I ♦ 	 ^	 .	 ^	 i	 .
f	 -^^ eIM PPa
^	 ♦ 	 ^	 `	 IMIPa - • —
la	 •o	 ^e	 •n	 re	 u
Vcc Colucloll PIMLP VNIAQ Van
TYPICAL tpd VERSUS
CAPACITANCE
i	 ♦ 	 ;
DIY♦ "C' ^ P P
[t
x x
	
^,aw
I	 nn. L•.. I	;,
Fc-
5
FLAT PACKAGE LAYOUT
A^
B,
A
C
Dr
GND r—
r
G
FORWARD VOLTAGE VERSUS
FORWARD CURRENT + 25°C
FAIRCHILD DIODE-TRANSISTOR MICROLOGI&I.C. 	 J
DT,19933 EXTENDER
The DT, L9933 is a Dual Input Extender consisting of two inde^endent diode arrays identical in every respect to the input diodes of the DT„L Gate and Buffer
elements Good practice dictates that extension interco n nection paths be as short as possible to minimize the effects of distributed capacitance cn circuit
performance.
Typical input capacitance of DTpL 9933 is 2 pF, output capacitance is 5 pF.
SCHEMATIC DIAGRAM
A'
B	 ^
x	 —K^' T —^>;—	 Y
C	 H
i
D	 G
GND
LOGIC EXAMPLE
993)0,9932
A-
B	
Ec—
G —
N —
PO JIVE LOGIC E	 A B 	 D G w.)
NEGATIVE LOGIC E 	 A-8 C 0	 N)
DT,IL 9936 • DT.,L 9937 - HEX INVERTER
The DT,.L 9936 hex inverter has input output characteristics identica! to the other DT,;L gates Inver t, .s Lin he cross connected to form flip flops or the outputs
can be paralleled in perform the "wirec OR” function.
SCHEMATIC DIAGRAM — ONE INVERTER ONLY
DT„L 9936 • DT/,L 9937
DTuL 9936 • DT411.9937
1^.
c+o	 1^	 e
+o •rtr
R, - 2,00k t2
TYPICAL	 R, -_ 1.7^k 9
R-11 1 -OR
	 R, - 51 .00k is
VALUES	 R. = 6.00k Q (9936)
A. -_ 2.005 1! (9937)
"cc
I
II
GND
6
SCHEMATIC DIAGRAM
INPUT-OUTPUT LOAD FACTORS TO DTA FAMILY
lach DT„L 9951 input should be rated at 2 loads.
Each DT„L 9951 output may drive 10 DTµL loads.
OUTPUT PULSE WIDTH VERSUS
EXTERNAL TIMING
CAPACITANCE C.
^m
io
a i.o
of
10	 1n,	 "I
C, ­Rlot 11.1K C.1X111W
s
I
FAIRCHILD DIODE-TRANSISTOR MICROLOGIC®I.C.
DTJ 9951 - MONOSTABLE MULTIVIBRATOR
The DTµL 9951 is an integrated monostable multivibrator designed for use with other members of the DTµL family. It provides complementary output pulses
which are typically 100 ns wide. This pulse width is adjjstable by the addition of external components.
ABSOLUTE MAXIMUM RArtNGS
(above which useful life may be impaired)
Supply Voltage (Vcc),
—55'C to +125'C, continuous: +8.0 Volts
Supply	 Voltage	 (Vcc-),
pulsed, `1 second: +12 Volts
Output Current, into outputs: 50 mA
Currert into Pin 10 5.0 mA
Input Forward Current —10mA
Input Reverse Current 1.0 mA
DTµL 9951
of
RULES FOR USE OF DTF19951
f
a
1. With Pin 9 connected to V,:,, and no external capacitor (C), the output
pulse width is approximatel y 100 ns.
2. With Pin 9 connected to V,_,- and an external capacitor (C) connected
between Pins 10 and 11, the output pulse width (T) is
T .- 4.5 (C, + 20) with C .
 in pF and T in n-
3. For improved pulse w i dth control, Pin 9 is left )per and a stable external
resistor (R) of 4 k Q minimum to 15 k R maximum is connected from Pin 10
to VCS . TFj output pulse width is given by the expression: T - 0.5 R.
(C, + 20) with R. in k R, C. in pF and T in ns.
4. The output duty cycle (pulse width/period) should not exceed 40 0/r It may
be increased to 50% by adding a 2 kl! resistor between Pin 11 and V -..
Higher duty cycles are r'-inab;z but the output pulse width and perform
ance are less predictable.
5. The maximum inp it fall time to trigger 25 ns for a 1.0-volt swing: 50 ns for
a 2.0 volt swing: 100 ns for a 4.O volt swing
6. The AC sensitivity of the inputs may be dec reased by connecting a	 pacitor
between Pin 5 and ground.
7. The minimum pule width at output Pin 1 is approximately 1C0 ns. ihis
pulse width may be decreased to 50 ns by connecting a 10 It !! resistor
between Pin 5 and Vic.
7
FAIRCHILD DIODE-TRANSISTOR MICROLOGIC®I.C.
ABSOLUTE MAXIMUM RATINGS (above which useful life may be impaired)
Supply Voltage (V^c), —55°C to 125°C, continuous	 +8.0 Volts	 Input Forward Current	 —10 mA
:supply Voltage (Vcc), pulsed, <1 second 	 +12 Volts	 Input Reverse Current 	 1.0 mA
Output Current, into outputs Operating Temperature	 0°C to +75'C
DTµL9932 & 9944 100 mA	 Storage Temperature	 —65°C to +150'C
DTpL, except 9932 & 9944 30 mA
INPUT-OUTPUT LOADING FACTORS
i	
T0	 EaT
f
I	 I
0	 EaT
1/2 DIAL 9930, 1/2 OT 
	 9961,	 12	 1 1
1/49946,
1/39967,
1/49965.	 v,
1/3 9963.	
21/6 9936 z1/69937
1
1	 2`+
1
1	
—12
1	 0
1
0	 E.T
1/2 DTµ& 9932
2	 2
1/2 DTµL 9933	 DT,.L 9945	 DT,.L 9946
1/2 OTAL 9944
i
The number of elements that may be driven by an output terminal may consist of any combination of elements whose summation of input loading dres
not exceed the output terminal driving capability.
RULES FOR INPUT
 EXPANSION AND "WIRED OR" CONNECTION
 L
 t—^1
EXPANDER
i
too
«
1	 1	 1
i 2	 i --	 9	 t
l 1	 i	
5
1	 l
,u
3
I
1	 1
1
1	 1	
1
DTAL 9930 "wind OR"
	
OTpL 9961 "wind OR"
ALSO 9946,9962	 ALSO 9949,9963
1^
4 n 1/4 DTpL 9946
I
9930
9961 9932
	 a (9930) 7 (9961)
1	 Or9944	 a 25 (9932)
1
RULES
9933 1.	 Outputs of DTuL gates with 6 It R pull-up resistors, 9930, 9946, and 9962
may be tied together for the "wired OR" function. Subtract 1 	 unit fan-out
1 for each added gate. Subtract 5 fan-outs for 6 added gates.
1	
,99J3
2.	 Outputs of DT ,L gates with 2 k P pull up resistors, 9949. 9961, and 9963
may be tied together for the "wired OR" function. Subtract 2 units of fan-outEXTENSION OF INPUTS for each added gate.
3.	 Outputs of DT $,L 9932 may not be tied together for the "wired OR" functirn.
	 I
Fauch.ld cannot assume responsih,1,ty for use of any 	 described ot,,er than ­c 	ent,rely embodied in a Fauch,ld product. No tether c,rcu,t patent lic, nses are , 	 ^a
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